projects
/
microwatt.git
/ search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Reformat sim_console
2019-09-19
Anton Blanchard
Reformat sim_console
commit
|
commitdiff
|
tree
2019-09-19
Anton Blanchard
Reformat multiply_tb
commit
|
commitdiff
|
tree
2019-09-19
Anton Blanchard
Reformat execute2
commit
|
commitdiff
|
tree
2019-09-19
Anton Blanchard
Reformat CR file
commit
|
commitdiff
|
tree
2019-09-19
Anton Blanchard
Reformat register file
commit
|
commitdiff
|
tree
2019-09-16
Anton Blanchard
Move byte reversal of stores to first cycle
commit
|
commitdiff
|
tree
2019-09-16
Anton Blanchard
execute1 no longer needs sim_console
commit
|
commitdiff
|
tree
2019-09-15
Anton Blanchard
Fix multiply_tb
commit
|
commitdiff
|
tree
2019-09-15
Anton Blanchard
Add an icache testbench
commit
|
commitdiff
|
tree
2019-09-15
Anton Blanchard
Remove cycle in writeback
commit
|
commitdiff
|
tree
2019-09-15
Anton Blanchard
Fix make check
commit
|
commitdiff
|
tree
2019-09-15
Anton Blanchard
Fix spurious outstanding assert
commit
|
commitdiff
|
tree
2019-09-15
Anton Blanchard
Add a decode for the nop instruction
commit
|
commitdiff
|
tree
2019-09-15
Anton Blanchard
Add a default value for RESET_ADDRESS
commit
|
commitdiff
|
tree
2019-09-14
Anton Blanchard
Reformat writeback.vhdl
commit
|
commitdiff
|
tree
2019-09-14
Anton Blanchard
Exit if we try to write more than one GPR or CR in...
commit
|
commitdiff
|
tree
2019-09-12
Anton Blanchard
No need to gate nia or insn in decode1
commit
|
commitdiff
|
tree
2019-09-12
Anton Blanchard
Add a simple direct mapped icache
commit
|
commitdiff
|
tree
2019-09-12
Anton Blanchard
SOC memory wishbone should clear ACK regardless of STB
commit
|
commitdiff
|
tree
2019-09-12
Anton Blanchard
Fix clk_gen_bypass
commit
|
commitdiff
|
tree
2019-09-11
Anton Blanchard
Explicitly check against '1' in if statements
commit
|
commitdiff
|
tree
2019-09-11
Anton Blanchard
Remove names from end record statements
commit
|
commitdiff
|
tree
2019-09-11
Anton Blanchard
Fix issue in loadstore1
commit
|
commitdiff
|
tree
2019-09-11
Anton Blanchard
Fix issue in execute2
commit
|
commitdiff
|
tree
2019-09-11
Anton Blanchard
Remove nia from loadstore and multiply
commit
|
commitdiff
|
tree
2019-09-11
Anton Blanchard
Reformat core.vhdl
commit
|
commitdiff
|
tree
2019-09-11
Anton Blanchard
Remove sim console
commit
|
commitdiff
|
tree
2019-09-11
Anton Blanchard
Reduce multiply to 2 cycles
commit
|
commitdiff
|
tree
2019-09-11
Anton Blanchard
Register outputs on writeback
commit
|
commitdiff
|
tree
2019-09-11
Anton Blanchard
Register outputs on execute2
commit
|
commitdiff
|
tree
2019-09-11
Anton Blanchard
Register outputs on loadstore1
commit
|
commitdiff
|
tree
2019-09-11
Anton Blanchard
Move debug execute output into decode2
commit
|
commitdiff
|
tree
2019-09-11
Anton Blanchard
Rework pipeline, add stall and flush signals
commit
|
commitdiff
|
tree
2019-09-10
Anton Blanchard
Update Makefile dependencies
commit
|
commitdiff
|
tree
2019-09-10
Anton Blanchard
Don't send out X state from the memory behavioural
commit
|
commitdiff
|
tree
2019-09-10
Anton Blanchard
Quieten multiply warning
commit
|
commitdiff
|
tree
2019-09-09
Anton Blanchard
Simplify multiply
commit
|
commitdiff
|
tree
2019-09-09
Anton Blanchard
Add a decode bit to mark an instruction as single through...
commit
|
commitdiff
|
tree
2019-09-09
Benjamin Herrenschmidt
decode1 array fix header
commit
|
commitdiff
|
tree
2019-09-09
Benjamin Herrenschmidt
Use simulated UART in core test bench
commit
|
commitdiff
|
tree
2019-09-09
Benjamin Herrenschmidt
Make sim poll non-blocking
commit
|
commitdiff
|
tree
2019-09-09
Benjamin Herrenschmidt
Add simulated UART design
commit
|
commitdiff
|
tree
2019-09-09
Anton Blanchard
Fix CR forwarding
commit
|
commitdiff
|
tree
2019-09-09
Anton Blanchard
Add forwarding in the register file
commit
|
commitdiff
|
tree
2019-09-09
Anton Blanchard
More second write port removal
commit
|
commitdiff
|
tree
2019-09-09
Anton Blanchard
Add some assertions to writeback
commit
|
commitdiff
|
tree
2019-09-09
Anton Blanchard
Remove second write port
commit
|
commitdiff
|
tree
2019-09-09
Anton Blanchard
Remove some more loadstore debug
commit
|
commitdiff
|
tree
2019-09-09
Anton Blanchard
Fix issues with CR rework
commit
|
commitdiff
|
tree
2019-09-09
Anton Blanchard
Silence some loadstore related debug
commit
|
commitdiff
|
tree
2019-09-09
Anton Blanchard
Clean up register read debug output
commit
|
commitdiff
|
tree
2019-09-09
Anton Blanchard
Rework CR file and add forwarding
commit
|
commitdiff
|
tree
2019-09-08
Anton Blanchard
Cmod A7-35 support
commit
|
commitdiff
|
tree
2019-09-08
Anton Blanchard
Stores need to wait for wishbone write ack
commit
|
commitdiff
|
tree
2019-09-07
Anton Blanchard
Add CONFIG_VOLTAGE and CFGBVS entries
commit
|
commitdiff
|
tree
2019-09-07
Anton Blanchard
Rework SOC reset
commit
|
commitdiff
|
tree
2019-09-07
Anton Blanchard
Rename a few reset signals
commit
|
commitdiff
|
tree
2019-09-05
Anton Blanchard
Use a better input signal in writeback
commit
|
commitdiff
|
tree
2019-09-03
Anton Blanchard
Rework decode2
commit
|
commitdiff
|
tree
2019-08-29
Anton Blanchard
Arty A7 reset pin is C2
commit
|
commitdiff
|
tree
2019-08-29
Anton Blanchard
A few Travis CI fixes
commit
|
commitdiff
|
tree
2019-08-28
Anton Blanchard
Add an initial travis.yml
commit
|
commitdiff
|
tree
2019-08-28
Anton Blanchard
Add srd and srw
commit
|
commitdiff
|
tree
2019-08-28
Anton Blanchard
Add sim only divw
commit
|
commitdiff
|
tree
2019-08-27
Anton Blanchard
Fix ghdl build error with pp_soc_memory
commit
|
commitdiff
|
tree
2019-08-27
Anton Blanchard
micropython only requires 512kB of BRAM
commit
|
commitdiff
|
tree
2019-08-27
Anton Blanchard
Add -Wall to CFLAGS
commit
|
commitdiff
|
tree
2019-08-26
Anton Blanchard
Add missing argument to fprintf warning
commit
|
commitdiff
|
tree
2019-08-26
Anton Blanchard
Add some initial FPGA synthesis instructions
commit
|
commitdiff
|
tree
2019-08-26
Anton Blanchard
Rebuild hello world assuming a 50MHz clock
commit
|
commitdiff
|
tree
2019-08-23
Anton Blanchard
Add a simple hello_world example that also echos input
commit
|
commitdiff
|
tree
2019-08-23
Anton Blanchard
Add a few more FPGA related files
commit
|
commitdiff
|
tree
2019-08-22
Anton Blanchard
Initial import of microwatt
commit
|
commitdiff
|
tree