projects
/
yosys.git
/ search
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
Bump version
2021-08-13
Rupert Swarbrick
Generate an RTLIL representation of bind constructs
commit
|
commitdiff
|
tree
2021-07-20
Rupert Swarbrick
Use new read_id_num helper function elsewhere in hierarchy.cc
commit
|
commitdiff
|
tree
2021-07-20
Rupert Swarbrick
Extract connection checking logic from expand_module...
commit
|
commitdiff
|
tree
2021-07-16
Rupert Swarbrick
Add support for parsing the SystemVerilog 'bind' construct
commit
|
commitdiff
|
tree
2021-07-15
Rupert Swarbrick
Add a test for interfaces on modules loaded on-demand
commit
|
commitdiff
|
tree
2021-07-15
Rupert Swarbrick
Extract missing module support in hierarchy.cc to a...
commit
|
commitdiff
|
tree
2021-07-14
Rupert Swarbrick
Delete unused found_init variable
commit
|
commitdiff
|
tree
2021-06-17
Rupert Swarbrick
Move interface expansion in hierarchy.cc into a helper...
commit
|
commitdiff
|
tree
2021-06-14
Rupert Swarbrick
Simplify some RTLIL destructors
commit
|
commitdiff
|
tree
2021-05-14
Rupert Swarbrick
Change the type of current_module to Module
commit
|
commitdiff
|
tree
2021-05-14
Rupert Swarbrick
Use range-based for loop in AST::process
commit
|
commitdiff
|
tree
2020-07-03
Rupert Swarbrick
Add newlines to help text for dfflegalize
commit
|
commitdiff
|
tree
2020-05-28
Rupert Swarbrick
Fix small typos in documentation for hierarchy command
commit
|
commitdiff
|
tree
2020-05-27
Rupert Swarbrick
Pass some more args by reference in select.cc
commit
|
commitdiff
|
tree
2020-05-27
Rupert Swarbrick
Minor optimisations in select.cc's match_ids function
commit
|
commitdiff
|
tree
2020-05-27
Rupert Swarbrick
Silence warning in select.cc
commit
|
commitdiff
|
tree
2020-05-26
Rupert Swarbrick
Silence spurious warning in Verilog lexer when compiling...
commit
|
commitdiff
|
tree
2020-05-26
Rupert Swarbrick
Simplify a modport check in hierarchy.cc
commit
|
commitdiff
|
tree
2020-05-26
Rupert Swarbrick
Minor optimisation in Module::wire() and Module::cell()
commit
|
commitdiff
|
tree
2020-05-26
Rupert Swarbrick
Use default copy constructor for RTLIL::SigBit
commit
|
commitdiff
|
tree
2020-05-26
Rupert Swarbrick
Use c_str(), not str() for IdString/std::string ==...
commit
|
commitdiff
|
tree
2020-03-27
Rupert Swarbrick
Add support for SystemVerilog-style `define to Verilog...
commit
|
commitdiff
|
tree