projects
/
yosys.git
/ shortlog
commit
grep
author
committer
pickaxe
?
search:
re
summary
| shortlog |
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
yosys.git
2016-08-16
Clifford Wolf
Fixed use-after-free dict<> usage pattern in hierarchy.cc
commit
|
commitdiff
|
tree
2016-08-15
Clifford Wolf
Updated ABC to hg rev 760ba358e790
commit
|
commitdiff
|
tree
2016-08-15
Clifford Wolf
ABC mxe cross-build fix
commit
|
commitdiff
|
tree
2016-08-15
Clifford Wolf
Minor fixes in show command
commit
|
commitdiff
|
tree
2016-08-15
Clifford Wolf
Added greenpak4_dffinv
commit
|
commitdiff
|
tree
2016-08-15
Clifford Wolf
Fixed upto handling in verilog back-end
commit
|
commitdiff
|
tree
2016-08-14
Clifford Wolf
Merge pull request #200 from azonenberg/master
commit
|
commitdiff
|
tree
2016-08-14
Andrew Zonenberg
greenpak4: Changed name of inverted output ports for...
commit
|
commitdiff
|
tree
2016-08-14
Andrew Zonenberg
greenpak4: Added GP_DFFxI cells
commit
|
commitdiff
|
tree
2016-08-14
Andrew Zonenberg
greenpak4: Renamed ports for better consistency (see...
commit
|
commitdiff
|
tree
2016-08-11
Clifford Wolf
Merge pull request #198 from whitequark/master
commit
|
commitdiff
|
tree
2016-08-10
whitequark
synth_greenpak4: use attrmvcp to move LOC from wires...
commit
|
commitdiff
|
tree
2016-08-10
Clifford Wolf
Only allow posedge/negedge with 1 bit wide signals
commit
|
commitdiff
|
tree
2016-08-10
Clifford Wolf
Fixed some compiler warnings in attrmap command
commit
|
commitdiff
|
tree
2016-08-09
Clifford Wolf
Added "attrmap" command
commit
|
commitdiff
|
tree
2016-08-09
Clifford Wolf
Added log_const() API
commit
|
commitdiff
|
tree
2016-08-09
Clifford Wolf
Added "attrmvcp" pass
commit
|
commitdiff
|
tree
2016-08-08
Yury Gribov
Use /proc/self/exe on Cygwin as well.
commit
|
commitdiff
|
tree
2016-08-08
Clifford Wolf
Undo "preserve wire attributes in iopadmap" change...
commit
|
commitdiff
|
tree
2016-08-06
Clifford Wolf
Added "test_autotb -seed" (and "autotest.sh -S")
commit
|
commitdiff
|
tree
2016-08-06
Clifford Wolf
preserve wire attributes in iopadmap
commit
|
commitdiff
|
tree
2016-08-06
Clifford Wolf
Fixed bug in parsing real constants
commit
|
commitdiff
|
tree
2016-08-02
Clifford Wolf
Added "insbuf" command
commit
|
commitdiff
|
tree
2016-07-30
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
commit
|
commitdiff
|
tree
2016-07-30
Clifford Wolf
Added "write_verilog -defparam"
commit
|
commitdiff
|
tree
2016-07-30
Clifford Wolf
Added "write_verilog -nodec -nostr"
commit
|
commitdiff
|
tree
2016-07-27
Clifford Wolf
Added $initstate support to smtbmc flow
commit
|
commitdiff
|
tree
2016-07-27
Clifford Wolf
Added SatGen support for $anyconst
commit
|
commitdiff
|
tree
2016-07-27
Clifford Wolf
Removed $predict support from SatGen
commit
|
commitdiff
|
tree
2016-07-27
Clifford Wolf
Added $anyconst and $aconst
commit
|
commitdiff
|
tree
2016-07-27
Clifford Wolf
Added "read_verilog -dump_rtlil"
commit
|
commitdiff
|
tree
2016-07-25
Clifford Wolf
Renamed AbstractCellEdgesDatabase::add_cell() to add_ed...
commit
|
commitdiff
|
tree
2016-07-25
Clifford Wolf
Fixed a verilog parser memory leak
commit
|
commitdiff
|
tree
2016-07-25
Clifford Wolf
Fixed parsing of empty positional cell ports
commit
|
commitdiff
|
tree
2016-07-24
Clifford Wolf
Improvements in CellEdgesDatabase
commit
|
commitdiff
|
tree
2016-07-24
Clifford Wolf
Added CellEdgesDatabase API
commit
|
commitdiff
|
tree
2016-07-24
Clifford Wolf
Moved SatHelper::setup_init() code to SatHelper::setup()
commit
|
commitdiff
|
tree
2016-07-23
Clifford Wolf
Added $initstate support to "sat" command
commit
|
commitdiff
|
tree
2016-07-23
Clifford Wolf
No tristate warning message for "read_verilog -lib"
commit
|
commitdiff
|
tree
2016-07-22
Clifford Wolf
Added satgen initstate support
commit
|
commitdiff
|
tree
2016-07-21
Clifford Wolf
Using $initstate in "initial assume" and "initial assert"
commit
|
commitdiff
|
tree
2016-07-21
Clifford Wolf
Added $initstate cell type and vlog function
commit
|
commitdiff
|
tree
2016-07-21
Clifford Wolf
After reading the SV spec, using non-standard predict...
commit
|
commitdiff
|
tree
2016-07-13
Clifford Wolf
Added basic support for $expect cells
commit
|
commitdiff
|
tree
2016-07-13
Clifford Wolf
Added examples/smtbmc
commit
|
commitdiff
|
tree
2016-07-13
Clifford Wolf
Merge pull request #191 from whitequark/json-module...
commit
|
commitdiff
|
tree
2016-07-13
Clifford Wolf
Merge pull request #193 from azonenberg/master
commit
|
commitdiff
|
tree
2016-07-12
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
commit
|
commitdiff
|
tree
2016-07-12
Clifford Wolf
Minor bugfix in FSM reset state detection
commit
|
commitdiff
|
tree
2016-07-12
whitequark
write_json: also write module attributes.
commit
|
commitdiff
|
tree
2016-07-12
Andrew Zonenberg
Added GP_DAC cell
commit
|
commitdiff
|
tree
2016-07-12
Andrew Zonenberg
Removed VOUT port of GP_BANDGAP
commit
|
commitdiff
|
tree
2016-07-12
Andrew Zonenberg
Removed splitnets in prep for new gp4par parser
commit
|
commitdiff
|
tree
2016-07-11
Clifford Wolf
Yosys-smtbmc: Support for hierarchical VCD dumping
commit
|
commitdiff
|
tree
2016-07-11
Clifford Wolf
Moved smt2 yosys info parsing from smtbmc.py to smtio.py
commit
|
commitdiff
|
tree
2016-07-11
Clifford Wolf
Added "prep -auto-top" and "synth -auto-top"
commit
|
commitdiff
|
tree
2016-07-10
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
commit
|
commitdiff
|
tree
2016-07-10
Clifford Wolf
Merge pull request #189 from whitequark/master
commit
|
commitdiff
|
tree
2016-07-10
Clifford Wolf
Support for hierarchical designs in smt2 back-end
commit
|
commitdiff
|
tree
2016-07-10
whitequark
greenpak4: add GP_COUNT{8,14}_ADV cells.
commit
|
commitdiff
|
tree
2016-07-09
Clifford Wolf
Further improved fsm_detect output, attempt to detect...
commit
|
commitdiff
|
tree
2016-07-09
Clifford Wolf
Added printing of some warning messages to fsm_detect
commit
|
commitdiff
|
tree
2016-07-08
Clifford Wolf
Added warning about adding fsm_encoding attributes...
commit
|
commitdiff
|
tree
2016-07-08
Clifford Wolf
Minor fixes in ice40_ff* passes for sloppy SB_DFF insta...
commit
|
commitdiff
|
tree
2016-07-08
Clifford Wolf
Fixed mem assignment in left-hand-side concatenation
commit
|
commitdiff
|
tree
2016-07-08
Clifford Wolf
Merge branch 'eddiehung-vtr'
commit
|
commitdiff
|
tree
2016-07-08
Clifford Wolf
Restored blif "-true - .." behavior, use "-true + ...
commit
|
commitdiff
|
tree
2016-07-08
Clifford Wolf
In BLIF, a .names without entries already always outputs 0
commit
|
commitdiff
|
tree
2016-07-08
Clifford Wolf
Undo eddiehung-vtr Makefile changes
commit
|
commitdiff
|
tree
2016-07-08
Clifford Wolf
Merge branch 'yosys-0.5-vtr' of https://github.com...
commit
|
commitdiff
|
tree
2016-07-02
Clifford Wolf
Fixed autotest.sh handling of `timescale
commit
|
commitdiff
|
tree
2016-07-01
Clifford Wolf
Merge branch 'assert-limit'
commit
|
commitdiff
|
tree
2016-07-01
Clifford Wolf
Replaced "select -assert-limit" with -assert-max and...
commit
|
commitdiff
|
tree
2016-07-01
eshellko
Added 'assert-limit' option for 'select' command
commit
|
commitdiff
|
tree
2016-06-30
Clifford Wolf
Improved ice40_ffinit error reporting
commit
|
commitdiff
|
tree
2016-06-21
Clifford Wolf
Merge pull request #181 from rubund/input_logic_allowed
commit
|
commitdiff
|
tree
2016-06-20
Ruben Undheim
Allow defining input ports as "input logic" in SystemVe...
commit
|
commitdiff
|
tree
2016-06-19
Clifford Wolf
Bugfix in "abc -script" handling
commit
|
commitdiff
|
tree
2016-06-19
Clifford Wolf
Merge branch 'sv_packages' of https://github.com/rubund...
commit
|
commitdiff
|
tree
2016-06-19
Clifford Wolf
Added "deminout"
commit
|
commitdiff
|
tree
2016-06-18
Ruben Undheim
A few modifications after pull request comments
commit
|
commitdiff
|
tree
2016-06-18
Clifford Wolf
Added "read_blif -sop"
commit
|
commitdiff
|
tree
2016-06-18
Clifford Wolf
Added $sop support to BLIF back-end
commit
|
commitdiff
|
tree
2016-06-18
Ruben Undheim
Added support for SystemVerilog packages with localpara...
commit
|
commitdiff
|
tree
2016-06-17
Clifford Wolf
Added "dc2" to default ABC scripts
commit
|
commitdiff
|
tree
2016-06-17
Clifford Wolf
Fixed init issue in mem2reg_test2 test case
commit
|
commitdiff
|
tree
2016-06-17
Clifford Wolf
Added "abc -I <num> -P <num>"
commit
|
commitdiff
|
tree
2016-06-17
Clifford Wolf
Added $sop SAT model
commit
|
commitdiff
|
tree
2016-06-17
Clifford Wolf
Improved support for $sop cells
commit
|
commitdiff
|
tree
2016-06-17
Clifford Wolf
Added $sop cell type and "abc -sop"
commit
|
commitdiff
|
tree
2016-06-17
Clifford Wolf
Updated ABC to hg rev b5df6e2b76f0
commit
|
commitdiff
|
tree
2016-06-09
Clifford Wolf
Added "nlutmap -assert"
commit
|
commitdiff
|
tree
2016-06-08
Clifford Wolf
Do not run "wreduce" in "prep -ifx"
commit
|
commitdiff
|
tree
2016-06-06
Clifford Wolf
Added "proc_mux -ifx"
commit
|
commitdiff
|
tree
2016-06-03
Clifford Wolf
Added "setundef -init"
commit
|
commitdiff
|
tree
2016-06-02
Clifford Wolf
Fix all undef-muxes in dlatch input cone
commit
|
commitdiff
|
tree
2016-06-01
Clifford Wolf
Avoid creating undef-muxes when inferring latches in...
commit
|
commitdiff
|
tree
2016-05-29
Clifford Wolf
Added opt_expr support for div/mod by power-of-two
commit
|
commitdiff
|
tree
2016-05-27
Clifford Wolf
Fixed procedural assignments to non-unique lvalues...
commit
|
commitdiff
|
tree
2016-05-27
Clifford Wolf
Fixed access-after-delete bug in mem2reg code
commit
|
commitdiff
|
tree
next