projects
/
yosys.git
/ shortlog
commit
grep
author
committer
pickaxe
?
search:
re
summary
| shortlog |
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
yosys.git
2016-07-01
Clifford Wolf
Merge branch 'assert-limit'
commit
|
commitdiff
|
tree
2016-07-01
Clifford Wolf
Replaced "select -assert-limit" with -assert-max and...
commit
|
commitdiff
|
tree
2016-07-01
eshellko
Added 'assert-limit' option for 'select' command
commit
|
commitdiff
|
tree
2016-06-30
Clifford Wolf
Improved ice40_ffinit error reporting
commit
|
commitdiff
|
tree
2016-06-21
Clifford Wolf
Merge pull request #181 from rubund/input_logic_allowed
commit
|
commitdiff
|
tree
2016-06-20
Ruben Undheim
Allow defining input ports as "input logic" in SystemVe...
commit
|
commitdiff
|
tree
2016-06-19
Clifford Wolf
Bugfix in "abc -script" handling
commit
|
commitdiff
|
tree
2016-06-19
Clifford Wolf
Merge branch 'sv_packages' of https://github.com/rubund...
commit
|
commitdiff
|
tree
2016-06-19
Clifford Wolf
Added "deminout"
commit
|
commitdiff
|
tree
2016-06-18
Ruben Undheim
A few modifications after pull request comments
commit
|
commitdiff
|
tree
2016-06-18
Clifford Wolf
Added "read_blif -sop"
commit
|
commitdiff
|
tree
2016-06-18
Clifford Wolf
Added $sop support to BLIF back-end
commit
|
commitdiff
|
tree
2016-06-18
Ruben Undheim
Added support for SystemVerilog packages with localpara...
commit
|
commitdiff
|
tree
2016-06-17
Clifford Wolf
Added "dc2" to default ABC scripts
commit
|
commitdiff
|
tree
2016-06-17
Clifford Wolf
Fixed init issue in mem2reg_test2 test case
commit
|
commitdiff
|
tree
2016-06-17
Clifford Wolf
Added "abc -I <num> -P <num>"
commit
|
commitdiff
|
tree
2016-06-17
Clifford Wolf
Added $sop SAT model
commit
|
commitdiff
|
tree
2016-06-17
Clifford Wolf
Improved support for $sop cells
commit
|
commitdiff
|
tree
2016-06-17
Clifford Wolf
Added $sop cell type and "abc -sop"
commit
|
commitdiff
|
tree
2016-06-17
Clifford Wolf
Updated ABC to hg rev b5df6e2b76f0
commit
|
commitdiff
|
tree
2016-06-09
Clifford Wolf
Added "nlutmap -assert"
commit
|
commitdiff
|
tree
2016-06-08
Clifford Wolf
Do not run "wreduce" in "prep -ifx"
commit
|
commitdiff
|
tree
2016-06-06
Clifford Wolf
Added "proc_mux -ifx"
commit
|
commitdiff
|
tree
2016-06-03
Clifford Wolf
Added "setundef -init"
commit
|
commitdiff
|
tree
2016-06-02
Clifford Wolf
Fix all undef-muxes in dlatch input cone
commit
|
commitdiff
|
tree
2016-06-01
Clifford Wolf
Avoid creating undef-muxes when inferring latches in...
commit
|
commitdiff
|
tree
2016-05-29
Clifford Wolf
Added opt_expr support for div/mod by power-of-two
commit
|
commitdiff
|
tree
2016-05-27
Clifford Wolf
Fixed procedural assignments to non-unique lvalues...
commit
|
commitdiff
|
tree
2016-05-27
Clifford Wolf
Fixed access-after-delete bug in mem2reg code
commit
|
commitdiff
|
tree
2016-05-27
Clifford Wolf
fixed typos in error messages
commit
|
commitdiff
|
tree
2016-05-27
Clifford Wolf
Fixed "scc" for cells that have feedback singals _and_...
commit
|
commitdiff
|
tree
2016-05-22
Clifford Wolf
Merge pull request #172 from zeldin/deterministic_hierarchy
commit
|
commitdiff
|
tree
2016-05-22
Marcus Comstedt
Made the expansion order of hierarchy deterministic
commit
|
commitdiff
|
tree
2016-05-20
Clifford Wolf
Some fixes in tests/asicworld/*_tb.v
commit
|
commitdiff
|
tree
2016-05-20
Clifford Wolf
Improvements and fixes in autotest.sh script and test_a...
commit
|
commitdiff
|
tree
2016-05-20
Clifford Wolf
Merge branch 'master' of https://github.com/Kmanfi...
commit
|
commitdiff
|
tree
2016-05-20
Clifford Wolf
Also escape "=" in spice output
commit
|
commitdiff
|
tree
2016-05-20
Clifford Wolf
Small improvements in Verilog front-end docs
commit
|
commitdiff
|
tree
2016-05-19
Kaj Tuomi
Close opened dump file.
commit
|
commitdiff
|
tree
2016-05-19
Kaj Tuomi
Fix for Modelsim transcript line warp issue #164
commit
|
commitdiff
|
tree
2016-05-14
Clifford Wolf
Don't sign-extend memory bram initialization data
commit
|
commitdiff
|
tree
2016-05-14
Clifford Wolf
Added missing "#define HASHLIB_H"
commit
|
commitdiff
|
tree
2016-05-14
Clifford Wolf
Minor presentation fixes
commit
|
commitdiff
|
tree
2016-05-11
Clifford Wolf
Updated min GCC requirement to GCC 4.8
commit
|
commitdiff
|
tree
2016-05-09
Clifford Wolf
Added manual download link to README
commit
|
commitdiff
|
tree
2016-05-08
Clifford Wolf
Include <cmath> in yosys.h
commit
|
commitdiff
|
tree
2016-05-08
Clifford Wolf
Merge pull request #162 from azonenberg/master
commit
|
commitdiff
|
tree
2016-05-08
Andrew Zonenberg
Added GP_DELAY cell
commit
|
commitdiff
|
tree
2016-05-08
Andrew Zonenberg
Fixed typo in port name
commit
|
commitdiff
|
tree
2016-05-08
Andrew Zonenberg
Fixed extra semicolon
commit
|
commitdiff
|
tree
2016-05-08
Andrew Zonenberg
Fixed typo in parameter name
commit
|
commitdiff
|
tree
2016-05-08
Andrew Zonenberg
Added simulation timescale declaration
commit
|
commitdiff
|
tree
2016-05-07
Clifford Wolf
Fixes for MXE build
commit
|
commitdiff
|
tree
2016-05-07
Clifford Wolf
Added support for "keep" attribute to shregmap
commit
|
commitdiff
|
tree
2016-05-06
Clifford Wolf
Added synth_ice40 support for latches via logic loops
commit
|
commitdiff
|
tree
2016-05-06
Clifford Wolf
Added "write_blif -noalias"
commit
|
commitdiff
|
tree
2016-05-06
Clifford Wolf
Fixed ice40_opt lut unmapping, added "ice40_opt -unlut"
commit
|
commitdiff
|
tree
2016-05-06
Clifford Wolf
Fixed preservation of important attributes in techmap
commit
|
commitdiff
|
tree
2016-05-05
Clifford Wolf
Merge pull request #159 from azonenberg/master
commit
|
commitdiff
|
tree
2016-05-05
Andrew Zonenberg
Changed order of passes for better handling of INIT...
commit
|
commitdiff
|
tree
2016-05-05
Andrew Zonenberg
Changed port names in greenpak shregmap
commit
|
commitdiff
|
tree
2016-05-05
Andrew Zonenberg
Renamed module parameter
commit
|
commitdiff
|
tree
2016-05-04
Andrew Zonenberg
Refactored synth_greenpak4 to use iopadmap for mapping...
commit
|
commitdiff
|
tree
2016-05-04
Clifford Wolf
Added tristate buffer support to iopadmap
commit
|
commitdiff
|
tree
2016-05-04
Clifford Wolf
Merge pull request #157 from azonenberg/master
commit
|
commitdiff
|
tree
2016-05-04
Andrew Zonenberg
Fixed incorrect signal naming in GP_IOBUF
commit
|
commitdiff
|
tree
2016-05-04
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
commit
|
commitdiff
|
tree
2016-05-04
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
commit
|
commitdiff
|
tree
2016-05-04
Clifford Wolf
Fixed iopadmap attribute handling
commit
|
commitdiff
|
tree
2016-05-04
Andrew Zonenberg
Added tri-state I/O extraction for GreenPak
commit
|
commitdiff
|
tree
2016-05-04
Andrew Zonenberg
Added GreenPak I/O buffer cells
commit
|
commitdiff
|
tree
2016-05-03
Andrew Zonenberg
Added comment to clarify GP_ABUF cell
commit
|
commitdiff
|
tree
2016-05-03
Andrew Zonenberg
Added GP_ABUF cell
commit
|
commitdiff
|
tree
2016-05-02
Clifford Wolf
Merge pull request #154 from azonenberg/master
commit
|
commitdiff
|
tree
2016-05-01
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
commit
|
commitdiff
|
tree
2016-04-29
Clifford Wolf
Improved TCL_VERSION detection so it does not read...
commit
|
commitdiff
|
tree
2016-04-29
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
commit
|
commitdiff
|
tree
2016-04-28
Clifford Wolf
Added "qwp -v"
commit
|
commitdiff
|
tree
2016-04-28
Andrew Zonenberg
Added GP_PGA cell
commit
|
commitdiff
|
tree
2016-04-26
Clifford Wolf
Connections between inputs and inouts are driven by...
commit
|
commitdiff
|
tree
2016-04-25
Clifford Wolf
Fixed test_autotb for modules with many cell ports
commit
|
commitdiff
|
tree
2016-04-25
Clifford Wolf
Fixed proc_mux performance bug
commit
|
commitdiff
|
tree
2016-04-25
Clifford Wolf
Merge pull request #150 from azonenberg/master
commit
|
commitdiff
|
tree
2016-04-25
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
commit
|
commitdiff
|
tree
2016-04-25
Andrew Zonenberg
Removed VIN_BUF_EN
commit
|
commitdiff
|
tree
2016-04-24
Clifford Wolf
Fixed performance bug in proc_dlatch
commit
|
commitdiff
|
tree
2016-04-24
Clifford Wolf
Added "yosys -D ALL"
commit
|
commitdiff
|
tree
2016-04-24
Andrew Zonenberg
Renamed VOUT to OUT on GP_ACMP cell
commit
|
commitdiff
|
tree
2016-04-24
Andrew Zonenberg
Added GP_ACMP cell
commit
|
commitdiff
|
tree
2016-04-23
Clifford Wolf
Added "prep -flatten" and "synth -flatten"
commit
|
commitdiff
|
tree
2016-04-23
Clifford Wolf
Converted "prep" to ScriptPass
commit
|
commitdiff
|
tree
2016-04-23
Clifford Wolf
Improvements in greenpak4 shreg mapping
commit
|
commitdiff
|
tree
2016-04-23
Clifford Wolf
Run clean after splitnets in synth_greenpak4
commit
|
commitdiff
|
tree
2016-04-23
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
commit
|
commitdiff
|
tree
2016-04-23
Clifford Wolf
Added "shregmap -zinit" for greenpak4 tech
commit
|
commitdiff
|
tree
2016-04-23
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
commit
|
commitdiff
|
tree
2016-04-23
Clifford Wolf
Merge https://github.com/azonenberg/yosys
commit
|
commitdiff
|
tree
2016-04-23
Clifford Wolf
Added "shregmap" to synth_greenpak4
commit
|
commitdiff
|
tree
2016-04-23
Clifford Wolf
Converted synth_greenpak4 to ScriptPass
commit
|
commitdiff
|
tree
2016-04-23
Andrew Zonenberg
Fixed typo in help text
commit
|
commitdiff
|
tree
next