projects
/
yosys.git
/ shortlog
commit
grep
author
committer
pickaxe
?
search:
re
summary
| shortlog |
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
yosys.git
2019-05-03
Eddie Hung
Add quick-and-dirty specify tests
commit
|
commitdiff
|
tree
2019-05-03
Eddie Hung
Merge remote-tracking branch 'origin/master' into cliff...
commit
|
commitdiff
|
tree
2019-05-03
Eddie Hung
Rename cells_map.v to prevent clash with ff_map.v
commit
|
commitdiff
|
tree
2019-05-03
Eddie Hung
iverilog with simcells.v as well
commit
|
commitdiff
|
tree
2019-05-03
Clifford Wolf
Merge pull request #969 from YosysHQ/clifford/pmgenstuff
commit
|
commitdiff
|
tree
2019-05-03
Clifford Wolf
Merge pull request #984 from YosysHQ/eddie/fix_982
commit
|
commitdiff
|
tree
2019-05-03
Eddie Hung
Revert "synth_xilinx to call dffinit with -noreinit"
commit
|
commitdiff
|
tree
2019-05-03
Eddie Hung
If init is 1'bx, do not add to dict as per @cliffordwolf
commit
|
commitdiff
|
tree
2019-05-03
Eddie Hung
Revert "dffinit -noreinit to silently continue when...
commit
|
commitdiff
|
tree
2019-05-03
Clifford Wolf
Merge pull request #976 from YosysHQ/clifford/fix974
commit
|
commitdiff
|
tree
2019-05-03
Clifford Wolf
Merge pull request #985 from YosysHQ/clifford/fix981
commit
|
commitdiff
|
tree
2019-05-03
Clifford Wolf
Fix typo in tests/svinterfaces/runone.sh
commit
|
commitdiff
|
tree
2019-05-03
Clifford Wolf
Merge pull request #979 from jakobwenzel/svinterfacesTe...
commit
|
commitdiff
|
tree
2019-05-03
Clifford Wolf
Improve opt_expr and opt_clean handling of (partially...
commit
|
commitdiff
|
tree
2019-05-03
Clifford Wolf
Update pmgen documentation
commit
|
commitdiff
|
tree
2019-05-03
Clifford Wolf
Fix typo
commit
|
commitdiff
|
tree
2019-05-03
Eddie Hung
synth_xilinx to call dffinit with -noreinit
commit
|
commitdiff
|
tree
2019-05-03
Eddie Hung
dffinit -noreinit to silently continue when init value...
commit
|
commitdiff
|
tree
2019-05-02
Jakob Wenzel
fail svinterfaces testcases on yosys error exit
commit
|
commitdiff
|
tree
2019-05-02
Clifford Wolf
Merge pull request #963 from YosysHQ/eddie/synth_xilinx...
commit
|
commitdiff
|
tree
2019-05-02
Eddie Hung
Merge pull request #978 from ucb-bar/fmtfirrtl
commit
|
commitdiff
|
tree
2019-05-02
Eddie Hung
Back to passing all xc7srl tests!
commit
|
commitdiff
|
tree
2019-05-02
Eddie Hung
Merge remote-tracking branch 'origin/master' into eddie...
commit
|
commitdiff
|
tree
2019-05-01
Eddie Hung
Merge branch 'master' of github.com:YosysHQ/yosys
commit
|
commitdiff
|
tree
2019-05-01
Jim Lawson
Re-indent firrtl.cc:struct memory - no functional change.
commit
|
commitdiff
|
tree
2019-05-01
Clifford Wolf
Merge branch 'clifford/fix883'
commit
|
commitdiff
|
tree
2019-05-01
Clifford Wolf
Add missing enable_undef to "sat -tempinduct-def",...
commit
|
commitdiff
|
tree
2019-05-01
Clifford Wolf
Merge pull request #977 from ucb-bar/fixfirrtlmem
commit
|
commitdiff
|
tree
2019-05-01
Jim Lawson
Fix #938 - Crash occurs in case when use write_firrtl...
commit
|
commitdiff
|
tree
2019-05-01
Clifford Wolf
Fix floating point exception in qwp, fixes #923
commit
|
commitdiff
|
tree
2019-05-01
Clifford Wolf
Add splitcmplxassign test case and silence splitcmplxas...
commit
|
commitdiff
|
tree
2019-05-01
Clifford Wolf
Fix width detection of memory access with bit slice...
commit
|
commitdiff
|
tree
2019-04-30
Clifford Wolf
Fix segfault in wreduce
commit
|
commitdiff
|
tree
2019-04-30
Clifford Wolf
Disabled "final loop assignment" feature
commit
|
commitdiff
|
tree
2019-04-30
Clifford Wolf
Merge pull request #972 from YosysHQ/clifford/fix968
commit
|
commitdiff
|
tree
2019-04-30
Clifford Wolf
Merge pull request #966 from YosysHQ/clifford/fix956
commit
|
commitdiff
|
tree
2019-04-30
Clifford Wolf
Merge pull request #962 from YosysHQ/eddie/refactor_syn...
commit
|
commitdiff
|
tree
2019-04-30
Clifford Wolf
Merge branch 'master' into eddie/refactor_synth_xilinx
commit
|
commitdiff
|
tree
2019-04-30
Clifford Wolf
Merge pull request #973 from christian-krieg/feature...
commit
|
commitdiff
|
tree
2019-04-30
Clifford Wolf
Include filename in "Executing Verilog-2005 frontend...
commit
|
commitdiff
|
tree
2019-04-30
Clifford Wolf
Fix performance bug in RTLIL::SigSpec::operator==(...
commit
|
commitdiff
|
tree
2019-04-30
Clifford Wolf
Add final loop variable assignment when unrolling for...
commit
|
commitdiff
|
tree
2019-04-30
Clifford Wolf
Add handling of init attributes in "opt_expr -undriven"
commit
|
commitdiff
|
tree
2019-04-30
Benedikt Tutzer
Merge branch 'master' of https://github.com/YosysHQ...
commit
|
commitdiff
|
tree
2019-04-30
Benedikt Tutzer
Cleaned up root directory
commit
|
commitdiff
|
tree
2019-04-30
Clifford Wolf
Add peepopt_muldiv, fixes #930
commit
|
commitdiff
|
tree
2019-04-30
Clifford Wolf
pmgen progress
commit
|
commitdiff
|
tree
2019-04-30
Clifford Wolf
Run "peepopt" in generic "synth" pass and "synth_ice40"
commit
|
commitdiff
|
tree
2019-04-30
Clifford Wolf
Some pmgen reorg, rename peepopt.pmg to peepopt_shiftmu...
commit
|
commitdiff
|
tree
2019-04-30
Clifford Wolf
Progress in shiftmul peepopt pattern
commit
|
commitdiff
|
tree
2019-04-29
Clifford Wolf
Merge pull request #960 from YosysHQ/eddie/equiv_opt_undef
commit
|
commitdiff
|
tree
2019-04-29
Clifford Wolf
Merge pull request #967 from olegendo/depfile_esc_spaces
commit
|
commitdiff
|
tree
2019-04-29
Clifford Wolf
Add "peepopt" skeleton
commit
|
commitdiff
|
tree
2019-04-29
Clifford Wolf
Add pmgen support for multiple patterns in one matcher
commit
|
commitdiff
|
tree
2019-04-29
Oleg Endo
fix codestyle formatting
commit
|
commitdiff
|
tree
2019-04-29
Clifford Wolf
Support multiple pmg files (right now just concatenated...
commit
|
commitdiff
|
tree
2019-04-29
Oleg Endo
escape spaces with backslash when writing dep file
commit
|
commitdiff
|
tree
2019-04-29
Clifford Wolf
Drive dangling wires with init attr with their init...
commit
|
commitdiff
|
tree
2019-04-28
Eddie Hung
Copy with 1'bx padding in $shiftx
commit
|
commitdiff
|
tree
2019-04-28
Eddie Hung
WIP
commit
|
commitdiff
|
tree
2019-04-28
Eddie Hung
Move neg-pol to pos-pol mapping from ff_map to cells_map.v
commit
|
commitdiff
|
tree
2019-04-26
Eddie Hung
Revert synth_xilinx 'fine' label more to how it used...
commit
|
commitdiff
|
tree
2019-04-26
Eddie Hung
Where did this check come from!?!
commit
|
commitdiff
|
tree
2019-04-26
Eddie Hung
Refactor synth_xilinx to auto-generate doc
commit
|
commitdiff
|
tree
2019-04-26
Eddie Hung
Cleanup ice40
commit
|
commitdiff
|
tree
2019-04-26
Eddie Hung
Add -undef option to equiv_opt, passed to equiv_induct
commit
|
commitdiff
|
tree
2019-04-25
Eddie Hung
Misspelling
commit
|
commitdiff
|
tree
2019-04-23
Clifford Wolf
Add specify support to README
commit
|
commitdiff
|
tree
2019-04-23
Clifford Wolf
Improve $specrule interface
commit
|
commitdiff
|
tree
2019-04-23
Clifford Wolf
Improve $specrule interface
commit
|
commitdiff
|
tree
2019-04-23
Clifford Wolf
Add $specrule cells for $setup/$hold/$skew specify...
commit
|
commitdiff
|
tree
2019-04-23
Clifford Wolf
Preserve $specify[23] cells
commit
|
commitdiff
|
tree
2019-04-23
Clifford Wolf
Allow $specify[23] cells in blackbox modules
commit
|
commitdiff
|
tree
2019-04-23
Clifford Wolf
Rename T_{RISE,FALL}_AVG to T_{RISE,FALL}_TYP to better...
commit
|
commitdiff
|
tree
2019-04-23
Clifford Wolf
Add $specify2/$specify3 support to write_verilog
commit
|
commitdiff
|
tree
2019-04-23
Clifford Wolf
Add support for $assert/$assume/$cover to write_verilog
commit
|
commitdiff
|
tree
2019-04-23
Clifford Wolf
Add CellTypes support for $specify2 and $specify3
commit
|
commitdiff
|
tree
2019-04-23
Clifford Wolf
Add InternalCellChecker support for $specify2 and ...
commit
|
commitdiff
|
tree
2019-04-23
Clifford Wolf
Checking and fixing specify cells in genRTLIL
commit
|
commitdiff
|
tree
2019-04-23
Clifford Wolf
Un-break default specify parser
commit
|
commitdiff
|
tree
2019-04-23
Clifford Wolf
Add specify parser
commit
|
commitdiff
|
tree
2019-04-23
Clifford Wolf
Add $specify2 and $specify3 cells to simlib
commit
|
commitdiff
|
tree
2019-04-23
Clifford Wolf
Merge pull request #957 from YosysHQ/oai4fix
commit
|
commitdiff
|
tree
2019-04-23
David Shah
Fixes for OAI4 cell implementation
commit
|
commitdiff
|
tree
2019-04-23
Eddie Hung
Format some names using inline code
commit
|
commitdiff
|
tree
2019-04-23
Eddie Hung
Fix spelling
commit
|
commitdiff
|
tree
2019-04-23
Clifford Wolf
Remove some left-over log_dump()
commit
|
commitdiff
|
tree
2019-04-22
Eddie Hung
Merge pull request #914 from YosysHQ/xc7srl
commit
|
commitdiff
|
tree
2019-04-22
Eddie Hung
Update help message
commit
|
commitdiff
|
tree
2019-04-22
Clifford Wolf
Merge pull request #952 from YosysHQ/clifford/fix370
commit
|
commitdiff
|
tree
2019-04-22
Clifford Wolf
Merge pull request #951 from YosysHQ/clifford/logdebug
commit
|
commitdiff
|
tree
2019-04-22
Clifford Wolf
Merge pull request #949 from YosysHQ/clifford/pmux2shim...
commit
|
commitdiff
|
tree
2019-04-22
Clifford Wolf
Merge pull request #953 from YosysHQ/clifford/fix948
commit
|
commitdiff
|
tree
2019-04-22
Eddie Hung
Move 'shregmap -tech xilinx' into map_cells
commit
|
commitdiff
|
tree
2019-04-22
Clifford Wolf
Add support for zero-width signals to Verilog back...
commit
|
commitdiff
|
tree
2019-04-22
Eddie Hung
Merge remote-tracking branch 'origin/master' into xc7srl
commit
|
commitdiff
|
tree
2019-04-22
Clifford Wolf
Determine correct signedness and expression width in...
commit
|
commitdiff
|
tree
2019-04-22
Clifford Wolf
Add log_debug() framework
commit
|
commitdiff
|
tree
2019-04-22
Clifford Wolf
Merge pull request #950 from whitequark/attrmap_remove_...
commit
|
commitdiff
|
tree
2019-04-22
whitequark
attrmap: extend -remove to allow removing attributes...
commit
|
commitdiff
|
tree
next