projects / yosys.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
yosys.git
2019-08-09 Eddie HungPack partial-product adder DSP48E1 packing commit | commitdiff | tree
2019-08-09 Eddie HungFix check commit | commitdiff | tree
2019-08-09 Eddie HungRevert "Fix typo" commit | commitdiff | tree
2019-08-08 Eddie HungRemove muxY and ffY for now commit | commitdiff | tree
2019-08-08 Eddie HungRemove signed from ports in +/xilinx/dsp_map.v commit | commitdiff | tree
2019-08-08 Eddie HungRework ice40_dsp to map to SB_MAC16 earlier, and check... commit | commitdiff | tree
2019-08-08 Eddie HungCombine techmap calls commit | commitdiff | tree
2019-08-08 Eddie HungOnly pack registers if {A,B,P}REG = 0, do not pack... commit | commitdiff | tree
2019-08-08 Eddie HungMove xilinx_dsp to before alumacc commit | commitdiff | tree
2019-08-08 Eddie HungDisable $dffe commit | commitdiff | tree
2019-08-08 Eddie HungINMODE is 5 bits commit | commitdiff | tree
2019-08-08 Eddie HungFix copy-pasta typo commit | commitdiff | tree
2019-08-08 David Shahecp5: Replace '-dsp' with inverse logic '-nodsp' to... commit | commitdiff | tree
2019-08-08 David Shahecp5: Bring up to date with mul2dsp changes commit | commitdiff | tree
2019-08-08 David ShahMerge branch 'xc7dsp' of github.com:YosysHQ/yosys into... commit | commitdiff | tree
2019-08-08 David ShahDSP48E1 sim model: add SIMD tests commit | commitdiff | tree
2019-08-08 David ShahDSP48E1 model: test CE inputs commit | commitdiff | tree
2019-08-08 David ShahDSP48E1 sim model: fix seq tests and add preadder tests commit | commitdiff | tree
2019-08-08 David ShahDSP48E1 sim model: seq test working commit | commitdiff | tree
2019-08-08 David ShahDSP48E1 sim model: Comb, no pre-adder, mode working commit | commitdiff | tree
2019-08-08 David Shah[wip] sim model testing commit | commitdiff | tree
2019-08-08 David Shah[wip] sim model testing commit | commitdiff | tree
2019-08-07 Eddie HungFix compile error commit | commitdiff | tree
2019-08-07 Eddie HungRun "opt_expr -fine" instead of "wreduce" due to #1213 commit | commitdiff | tree
2019-08-07 Eddie HungDo not SigSpec::extract() beyond bounds commit | commitdiff | tree
2019-08-07 Eddie HungMerge remote-tracking branch 'origin/master' into xc7dsp commit | commitdiff | tree
2019-08-07 Eddie HungDo not pack registers if (* keep *) commit | commitdiff | tree
2019-08-07 Eddie HungMerge pull request #1248 from YosysHQ/eddie/abc9_speedup commit | commitdiff | tree
2019-08-07 Eddie HungAdd comment commit | commitdiff | tree
2019-08-07 Eddie HungRevert "Add TODO" commit | commitdiff | tree
2019-08-07 Eddie HungAdd TODO commit | commitdiff | tree
2019-08-07 Eddie HungCompute box_lookup just once commit | commitdiff | tree
2019-08-07 Eddie HungRun "clean" on mapped_mod in its own design commit | commitdiff | tree
2019-08-07 Eddie HungRun "clean -purge" on holes_module in its own design commit | commitdiff | tree
2019-08-07 David ShahMerge pull request #1260 from YosysHQ/dave/ecp5_cell_fixes commit | commitdiff | tree
2019-08-07 David Shahecp5: Make cells_sim.v consistent with nextpnr commit | commitdiff | tree
2019-08-07 Clifford WolfMerge pull request #1213 from YosysHQ/eddie/wreduce_add commit | commitdiff | tree
2019-08-07 David Shah[wip] DSP48E1 sim model improvements commit | commitdiff | tree
2019-08-07 Clifford WolfMerge pull request #1240 from ucb-bar/firrtl-properties... commit | commitdiff | tree
2019-08-07 Clifford WolfMerge pull request #1249 from mmicko/anlogic_fix commit | commitdiff | tree
2019-08-07 Clifford WolfMerge pull request #1252 from YosysHQ/clifford/fix1231 commit | commitdiff | tree
2019-08-07 Clifford WolfMerge pull request #1253 from YosysHQ/clifford/check commit | commitdiff | tree
2019-08-07 Clifford WolfMerge pull request #1257 from YosysHQ/clifford/cellcosts commit | commitdiff | tree
2019-08-07 David ShahUpdate CHANGELOG commit | commitdiff | tree
2019-08-07 David ShahMerge pull request #1241 from YosysHQ/clifford/jsonfix commit | commitdiff | tree
2019-08-07 Clifford WolfTweak default gate costs, cleanup "stat -tech cmos" commit | commitdiff | tree
2019-08-06 Clifford WolfRedesign of cell cost API commit | commitdiff | tree
2019-08-06 Eddie HungAdd signed opt_expr tests commit | commitdiff | tree
2019-08-06 Eddie HungAdd signed test commit | commitdiff | tree
2019-08-06 Eddie HungMove LSB-trimming functionality from wreduce to opt_expr commit | commitdiff | tree
2019-08-06 Eddie HungAdd SigSpec::extract_end() convenience function commit | commitdiff | tree
2019-08-06 Eddie HungRestore original SigSpec::extract() commit | commitdiff | tree
2019-08-06 Eddie HungMove LSB tests from wreduce to opt_expr commit | commitdiff | tree
2019-08-06 Eddie HungMerge remote-tracking branch 'origin/master' into eddie... commit | commitdiff | tree
2019-08-06 David ShahMerge pull request #1232 from YosysHQ/dave/write_gzip commit | commitdiff | tree
2019-08-06 David Shah[wip] DSP48E1 sim model improvements commit | commitdiff | tree
2019-08-06 Clifford WolfBe less aggressive with running design->check() commit | commitdiff | tree
2019-08-06 David ShahAdd test for writing gzip-compressed files commit | commitdiff | tree
2019-08-06 David ShahAdd support for writing gzip-compressed files commit | commitdiff | tree
2019-08-06 Clifford WolfFix handling of functions/tasks without top-level begin... commit | commitdiff | tree
2019-08-06 Clifford WolfMerge pull request #1251 from YosysHQ/clifford/nmux commit | commitdiff | tree
2019-08-06 David Shah[wip] DSP48E1 sim model improvements commit | commitdiff | tree
2019-08-06 Clifford WolfAdd $_NMUX_, add "abc -g cmos", add proper cmos cell... commit | commitdiff | tree
2019-08-03 Miodrag Milanovicanlogic : Fix alu mapping commit | commitdiff | tree
2019-08-03 whitequarkMerge pull request #1242 from jfng/fix-proc_prune-partial commit | commitdiff | tree
2019-08-02 Clifford WolfMerge pull request #1238 from mmicko/vsbuild_fix commit | commitdiff | tree
2019-08-02 Clifford WolfMerge pull request #1239 from mmicko/mingw_fix commit | commitdiff | tree
2019-08-01 Eddie HungAdd comment about supporting $dffe in ice40_dsp commit | commitdiff | tree
2019-08-01 Eddie HungPack P register properly commit | commitdiff | tree
2019-08-01 Eddie HungTrim Y_WIDTH commit | commitdiff | tree
2019-08-01 Eddie HungAdd DSP_SIGNEDONLY back commit | commitdiff | tree
2019-08-01 Eddie HungDSP_MINWIDTH -> DSP_{A,B,Y}_MINWIDTH commit | commitdiff | tree
2019-08-01 Eddie HungChange $__softmul back to $mul commit | commitdiff | tree
2019-08-01 Eddie HungCope with sign extension in mul2dsp commit | commitdiff | tree
2019-08-01 Eddie HungRevert "Do not do sign extension in techmap; let packer... commit | commitdiff | tree
2019-08-01 Eddie HungMerge remote-tracking branch 'origin/master' into xc7dsp commit | commitdiff | tree
2019-08-01 Eddie HungFix B_WIDTH > DSP_B_MAXWIDTH case commit | commitdiff | tree
2019-08-01 Eddie HungCO is sign extension only if signed multiplier commit | commitdiff | tree
2019-08-01 Eddie HungFix typo commit | commitdiff | tree
2019-08-01 Eddie HungMerge pull request #1236 from YosysHQ/eddie/xc6s_brams_map commit | commitdiff | tree
2019-08-01 Miodrag MilanovicFix linking issue for new mxe and pthread commit | commitdiff | tree
2019-08-01 Miodrag MilanovicFix yosys linking for mxe commit | commitdiff | tree
2019-08-01 Miodrag MilanovicNew mxe hacks needed to support 2ca237e commit | commitdiff | tree
2019-08-01 Miodrag MilanovicFix formatting for msys2 mingw build using GetSize commit | commitdiff | tree
2019-08-01 Jean-François... proc_prune: Promote partially redundant assignments. commit | commitdiff | tree
2019-08-01 Clifford WolfUpdate JSON front-end to process new attr/param encoding commit | commitdiff | tree
2019-08-01 Clifford WolfImplement improved JSON attr/param encoding commit | commitdiff | tree
2019-07-31 Eddie HungDo not compute sign bit if result is zero commit | commitdiff | tree
2019-07-31 Eddie HungFor signed multipliers, compute sign bit separately... commit | commitdiff | tree
2019-07-31 Eddie HungRestore old CO behaviour commit | commitdiff | tree
2019-07-31 Eddie HungHelper: SigSpec::operator[] to accept negative indices commit | commitdiff | tree
2019-07-31 Jim LawsonSupport explicit FIRRTL properties for better accommoda... commit | commitdiff | tree
2019-07-31 Clifford WolfMerge pull request #1233 from YosysHQ/clifford/defer commit | commitdiff | tree
2019-07-31 Miodrag MilanovicVisual Studio build fix commit | commitdiff | tree
2019-07-30 Jim LawsonMerge remote-tracking branch 'upstream/master' commit | commitdiff | tree
2019-07-29 Eddie HungRST -> RSTBRST for RAMB8BWER commit | commitdiff | tree
2019-07-29 Eddie HungMerge pull request #1228 from YosysHQ/dave/yy_buf_size commit | commitdiff | tree
2019-07-29 David ShahMerge pull request #1234 from mmicko/fix_gzip_no_exist commit | commitdiff | tree
2019-07-29 Miodrag MilanovicFix case when file does not exist commit | commitdiff | tree
2019-07-29 Clifford WolfUpdate README to use "read" instead of "read_verilog" commit | commitdiff | tree
next