yosys.git
2020-06-07 whitequarkMerge pull request #2116 from whitequark/cxxrtl-vcd
2020-06-07 whitequarkcxxrtl: rename cxxrtl.cc→cxxrtl_backend.cc.
2020-06-07 whitequarkcxxrtl: add a C API for writing VCD dumps.
2020-06-07 whitequarkcxxrtl: only write VCD values that were actually updated.
2020-06-07 whitequarkcxxrtl: add a VCD writer using debug information.
2020-06-06 whitequarkMerge pull request #2115 from whitequark/cxxrtl-introsp...
2020-06-06 whitequarkcxxrtl: add a C API for driving and introspecting designs.
2020-06-06 whitequarkcxxrtl: generate debug information for non-localized...
2020-06-06 whitequarkMerge pull request #2110 from BracketMaster/master
2020-06-05 whitequarkMerge pull request #2113 from whitequark/cxxrtl-fix...
2020-06-05 N. EngelhardtMerge pull request #2109 from nakengelhardt/btor_intern...
2020-06-05 whitequarkcxxrtl: fix implementation of $sshr cell.
2020-06-04 Yehowshua Immanuelmore reasonable numbers for memory
2020-06-04 Claire WolfAdd missing .gitignore file
2020-06-04 Yehowshua ImmanuelMacOS has even stricter stack limits in catalina.
2020-06-04 clairexenMerge pull request #2041 from PeterCrozier/struct
2020-06-04 clairexenMerge pull request #2099 from Xiretza/manual-include...
2020-06-04 N. EngelhardtAdd codeowners file (#2098)
2020-06-04 Eddie HungMerge pull request #2077 from YosysHQ/eddie/abc9_dff_im...
2020-06-04 N. Engelhardtbtor backend: make not printing internal names default
2020-06-04 Claire WolfAdd printf format attributes to btorf/infof helper...
2020-06-04 clairexenMerge pull request #2108 from nakengelhardt/btor_intern...
2020-06-04 N. Engelhardtbtor backend: add option to not include internal names
2020-06-04 whitequarkMerge pull request #2006 from jersey99/signed-in-rtlil...
2020-06-04 N. EngelhardtMerge pull request #2070 from hackfin/master
2020-06-04 Eddie HungMerge pull request #2082 from YosysHQ/eddie/abc9_scc_fixes no_loop
2020-06-03 Peter CrozierMerge branch 'master' into struct
2020-06-03 Eddie Hungtests: tidy up testcase
2020-06-03 Eddie HungMerge pull request #2080 from YosysHQ/eddie/fix_test_wa...
2020-06-03 whitequarkMerge pull request #2104 from whitequark/simplify-techmap
2020-06-03 whitequarktechmap: remove dead variable. NFC.
2020-06-02 whitequarktechmap: use C++11 default member initializers. NFC.
2020-06-02 whitequarktechmap: simplify.
2020-06-02 whitequarktechmap: use +/techmap.v instead of an ad-hoc code...
2020-06-02 clairexenMerge pull request #2102 from YosysHQ/tests_fix
2020-06-02 clairexenMerge pull request #2101 from YosysHQ/mmicko/verific_as...
2020-06-01 Miodrag Milanovicallow range for mux test
2020-06-01 Miodrag MilanovicSupport asymmetric memories for verific frontend
2020-05-31 clairexenMerge pull request #1862 from boqwxp/cleanup_techmap
2020-05-30 Eddie Hungabc9_ops: fix comment
2020-05-30 Eddie HungMerge pull request #2081 from YosysHQ/eddie/blackbox_ast
2020-05-30 Eddie Hungabc9_ops: update messaging (credit to @Xiretza for...
2020-05-30 clairexenMerge pull request #2018 from boqwxp/qbfsat-timeout
2020-05-30 XiretzaUse in-tree include directory in manual build
2020-05-30 Eddie Hungabc9_ops: optimise to not derive unless attribute exists
2020-05-30 Eddie Hungabc9_ops: -reintegrate use SigMap to remove (* init...
2020-05-29 Alberto Gonzalezsmtbmc: Remove superfluous `yosys-smt2-timeout` file...
2020-05-29 clairexenMerge pull request #2029 from whitequark/fix-simplify...
2020-05-29 clairexenMerge pull request #1885 from Xiretza/mod-rem-cells
2020-05-29 clairexenMerge pull request #2092 from whitequark/rtlil-no-space...
2020-05-29 clairexenMerge pull request #2017 from boqwxp/qbfsat-cvc4
2020-05-29 clairexenMerge pull request #2016 from boqwxp/qbfsat-yices
2020-05-29 whitequarkMerge pull request #2097 from whitequark/ilang_lexer...
2020-05-29 whitequarkilang_lexer: fix check for out of range literal.
2020-05-29 whitequarkMerge pull request #2033 from boqwxp/cleanup-verilog...
2020-05-29 whitequarkRestrict RTLIL::IdString to not contain whitespace...
2020-05-28 XiretzaDocument division and modulo cells
2020-05-28 XiretzaUpdate CHANGELOG
2020-05-28 XiretzaAdd comments for mod/div semantics to rtlil.h
2020-05-28 XiretzaExpand tests/simple/constmuldivmod.v
2020-05-28 XiretzaAdd flooring division operator
2020-05-28 XiretzaAdd flooring modulo operator
2020-05-28 whitequarkMerge pull request #2095 from rswarbrick/hier-typo
2020-05-28 Rupert SwarbrickFix small typos in documentation for hierarchy command
2020-05-28 whitequarkMerge pull request #2091 from boqwxp/printattrs
2020-05-28 whitequarkMerge pull request #2051 from Xiretza/makefile-cd-warning
2020-05-28 whitequarkMerge pull request #2031 from epfl-vlsc/master
2020-05-28 whitequarkMerge pull request #2063 from boqwxp/techmapped-firrtl
2020-05-28 whitequarkMerge pull request #2088 from rswarbrick/count-at
2020-05-28 whitequarkMerge pull request #2087 from rswarbrick/lex-warn
2020-05-28 whitequarkMerge pull request #2086 from rswarbrick/sigbit
2020-05-28 whitequarkMerge pull request #2084 from rswarbrick/c_str
2020-05-28 Alberto Gonzalezprintattrs: Simplify `get_indent_str()`.
2020-05-27 Alberto Gonzalezprintattrs: Refactor indentation string building for...
2020-05-27 Alberto Gonzalezprintattrs: Add test.
2020-05-27 Alberto Gonzalezprintattrs: Use `flags` to pretty-print the `RTLIL...
2020-05-27 Alberto Gonzalezmisc: Add `printattrs` command.
2020-05-26 whitequarkMerge pull request #2090 from whitequark/cxxrtl-fixes
2020-05-26 whitequarkcxxrtl: make logging a little bit nicer.
2020-05-26 whitequarkcxxrtl: add missing parts of commit 281c9685.
2020-05-26 Rupert SwarbrickSilence spurious warning in Verilog lexer when compilin...
2020-05-26 Rupert SwarbrickMinor optimisation in Module::wire() and Module::cell()
2020-05-26 Rupert SwarbrickUse default copy constructor for RTLIL::SigBit
2020-05-26 Rupert SwarbrickUse c_str(), not str() for IdString/std::string ==...
2020-05-25 Eddie Hungabc9_ops: -prep_xaiger exclude (* abc9_keep *) wires...
2020-05-25 Eddie Hungxaiger: promote abc9_keep wires
2020-05-25 Eddie Hungtests: add ecp5 latch testcase with -abc9
2020-05-25 Eddie HungMerge pull request #2078 from YosysHQ/eddie/xilinx_sim_tidy
2020-05-25 Alberto Gonzalezsmtbmc and qbfsat: Add timeout option to set solver...
2020-05-25 Alberto Gonzalezqbfsat: Add support for CVC4.
2020-05-25 Alberto Gonzalezqbfsat: Move SMT2 info statements back to the top of...
2020-05-25 Alberto Gonzalezqbfsat: Add `-solver` option and allow choice of Z3...
2020-05-25 Eddie Hungblackbox: re-use existing Module::makeblackbox() method
2020-05-25 Eddie Hungtests: xilinx macc test to have initval, shorten BMC...
2020-05-25 Eddie Hungtests: fix some test warnings
2020-05-25 Eddie Hungxilinx: tidy up cells_sim.v a little
2020-05-25 Eddie HungMerge pull request #2044 from YosysHQ/eddie/fix2037
2020-05-25 Eddie Hungtests: add test for abc9 -dff removing a redundant...
2020-05-25 Eddie Hungabc9_ops: -reintegrate to preserve flop names
2020-05-25 Eddie Hungtests: add testcase for abc9 -dff preserving flop names
next