projects / yosys.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
yosys.git
2019-07-19 Eddie HungUse sign_headroom instead commit | commitdiff | tree
2019-07-19 Eddie HungFix SB_MAC sim model -- do not sign extend internal... commit | commitdiff | tree
2019-07-19 Eddie HungAdd params commit | commitdiff | tree
2019-07-19 Eddie HungMerge remote-tracking branch 'origin/master' into ice40dsp commit | commitdiff | tree
2019-07-18 Eddie HungDo not define `DSP_SIGNEDONLY macro if no exists commit | commitdiff | tree
2019-07-18 Eddie HungMerge remote-tracking branch 'origin/master' into ice40dsp commit | commitdiff | tree
2019-07-18 Eddie Hungice40_dsp to accept $__MUL16X16 too commit | commitdiff | tree
2019-07-18 Eddie Hungsynth_ice40 to decompose into 16x16 commit | commitdiff | tree
2019-07-18 Eddie Hungmul2dsp to create cells that can be interchanged with... commit | commitdiff | tree
2019-07-18 Eddie HungCheck if RHS is empty first commit | commitdiff | tree
2019-07-18 Eddie HungMake consistent commit | commitdiff | tree
2019-07-18 Eddie HungDo not autoremove ffP aor muxP commit | commitdiff | tree
2019-07-18 Eddie HungImprove pattern matcher to match subsets of $dffe?... commit | commitdiff | tree
2019-07-18 Eddie HungImprove A/B reg packing commit | commitdiff | tree
2019-07-18 Eddie HungDo not autoremove A/B registers since they might have... commit | commitdiff | tree
2019-07-18 Eddie HungFix xilinx_dsp index cast commit | commitdiff | tree
2019-07-18 Eddie HungFix signed multiplier decomposition commit | commitdiff | tree
2019-07-18 Eddie HungUse single DSP_SIGNEDONLY macro commit | commitdiff | tree
2019-07-18 David ShahMerge pull request #1208 from ZirconiumX/intel_cleanups commit | commitdiff | tree
2019-07-18 Dan Ravensloftsynth_intel: Use stringf commit | commitdiff | tree
2019-07-18 Eddie HungWorking for unsigned commit | commitdiff | tree
2019-07-18 David ShahMerge pull request #1207 from ZirconiumX/intel_new_pass... commit | commitdiff | tree
2019-07-18 Dan Ravensloftsynth_intel: s/not family/no family/ commit | commitdiff | tree
2019-07-18 Eddie HungCleanup commit | commitdiff | tree
2019-07-18 Dan Ravensloftsynth_intel: revert change to run_max10 commit | commitdiff | tree
2019-07-18 Ben Widawskyintel_synth: Fix help message commit | commitdiff | tree
2019-07-18 Ben Widawskyintel_synth: Small code cleanup to remove if ladder commit | commitdiff | tree
2019-07-18 Ben Widawskyintel_synth: Make family explicit and match commit | commitdiff | tree
2019-07-18 Ben Widawskyintel_synth: Minor code cleanups commit | commitdiff | tree
2019-07-18 Dan Ravensloftsynth_intel: rename for consistency with #1184 commit | commitdiff | tree
2019-07-18 Eddie HungWrong wildcard symbol commit | commitdiff | tree
2019-07-18 Eddie HungMerge branch 'xc7dsp' of github.com:YosysHQ/yosys into... commit | commitdiff | tree
2019-07-18 Clifford WolfMerge pull request #1184 from whitequark/synth-better... commit | commitdiff | tree
2019-07-18 Clifford WolfMerge pull request #1203 from whitequark/write_verilog... commit | commitdiff | tree
2019-07-18 David Shahmul2dsp: Lower partial products always have unsigned... commit | commitdiff | tree
2019-07-17 Eddie HungMake all operands signed commit | commitdiff | tree
2019-07-17 Eddie HungUpdate comment commit | commitdiff | tree
2019-07-17 Eddie HungPattern matcher to check pool of bits, not exactly commit | commitdiff | tree
2019-07-17 Eddie HungFix mul2dsp signedness commit | commitdiff | tree
2019-07-17 Eddie HungA_SIGNED == B_SIGNED so flip both commit | commitdiff | tree
2019-07-17 Eddie HungSigSpec::remove_const() to return SigSpec& commit | commitdiff | tree
2019-07-17 Clifford WolfRemove old $pmux_safe code from write_verilog commit | commitdiff | tree
2019-07-17 David ShahMerge pull request #1204 from smunaut/fix_1187 commit | commitdiff | tree
2019-07-16 Eddie HungAdd DSP_{A,B}_SIGNEDONLY macro commit | commitdiff | tree
2019-07-16 Eddie HungSignedness commit | commitdiff | tree
2019-07-16 Eddie HungSigned extension commit | commitdiff | tree
2019-07-16 Sylvain Munautice40: Adapt the relut process passes to the new $lut... commit | commitdiff | tree
2019-07-16 Eddie HungRevert drop down to 24x16 multipliers for all commit | commitdiff | tree
2019-07-16 Eddie HungMerge branch 'xc7dsp' of github.com:YosysHQ/yosys into... commit | commitdiff | tree
2019-07-16 Eddie HungAdd support {A,B,P}REG packing commit | commitdiff | tree
2019-07-16 Eddie HungSigSpec::extract to allow negative length commit | commitdiff | tree
2019-07-16 Eddie HungAdd support for {A,B,P}REG in DSP48E1 commit | commitdiff | tree
2019-07-16 whitequarkwrite_verilog: dump zero width constants correctly. commit | commitdiff | tree
2019-07-16 Eddie HungMerge pull request #1202 from YosysHQ/cmp2lut_lut6 commit | commitdiff | tree
2019-07-16 whitequarksynth_ecp5: rename dram to lutram everywhere. commit | commitdiff | tree
2019-07-16 whitequarksynth_{ice40,ecp5}: more sensible pass label naming. commit | commitdiff | tree
2019-07-16 Eddie Hunggen_lut to return correctly sized LUT mask commit | commitdiff | tree
2019-07-16 Eddie HungForgot to commit commit | commitdiff | tree
2019-07-16 Eddie HungAdd tests for cmp2lut on LUT6 commit | commitdiff | tree
2019-07-16 David Shahxilinx: Add correct signed behaviour to DSP48E1 model commit | commitdiff | tree
2019-07-16 Eddie HungMerge pull request #1188 from YosysHQ/eddie/abc9_push_i... commit | commitdiff | tree
2019-07-16 Eddie HungMerge pull request #1186 from YosysHQ/eddie/abc9_ice40_fix commit | commitdiff | tree
2019-07-16 David Shahxilinx: Treat DSP48E1 as 24x17 unsigned for now (actual... commit | commitdiff | tree
2019-07-16 David Shahmul2dsp: Fix edge case where Y_WIDTH is less than B_WID... commit | commitdiff | tree
2019-07-16 David Shahmul2dsp: Fix indentation commit | commitdiff | tree
2019-07-16 Clifford WolfMerge pull request #1200 from mmicko/fix_typo_liberty_cc commit | commitdiff | tree
2019-07-16 Clifford WolfMerge pull request #1199 from mmicko/extract_fa_fix commit | commitdiff | tree
2019-07-16 Miodrag MilanovicFix typo, double "of" commit | commitdiff | tree
2019-07-16 Miodrag MilanovicFix check logic in extract_fa commit | commitdiff | tree
2019-07-15 Eddie HungDo not swap if equals commit | commitdiff | tree
2019-07-15 Eddie HungSigSpec::extend_u0() to return *this commit | commitdiff | tree
2019-07-15 Eddie HungOops forgot these files commit | commitdiff | tree
2019-07-15 Eddie HungAdd xilinx_dsp for register packing commit | commitdiff | tree
2019-07-15 Eddie HungOUT port to Y in generic DSP commit | commitdiff | tree
2019-07-15 Eddie HungMove DSP mapping back out to dsp_map.v commit | commitdiff | tree
2019-07-15 Eddie HungMerge pull request #1196 from YosysHQ/eddie/fix1178 commit | commitdiff | tree
2019-07-15 Eddie Hung$__ICE40_CARRY_LUT4 -> $__ICE40_FULL_ADDER as per ... commit | commitdiff | tree
2019-07-15 Eddie HungOnly swap if B_WIDTH > A_WIDTH commit | commitdiff | tree
2019-07-15 Eddie HungTidy up commit | commitdiff | tree
2019-07-15 Eddie HungMove DSP48E1 model out of cells_xtra, initial multiply... commit | commitdiff | tree
2019-07-15 Clifford WolfMerge pull request #1189 from YosysHQ/eddie/fix1151 commit | commitdiff | tree
2019-07-15 Clifford WolfMerge pull request #1190 from YosysHQ/eddie/fix_1099 commit | commitdiff | tree
2019-07-15 Clifford WolfMerge pull request #1191 from whitequark/opt_lut-log_debug commit | commitdiff | tree
2019-07-15 Clifford WolfMerge pull request #1195 from Roman-Parise/master commit | commitdiff | tree
2019-07-15 Clifford WolfMerge pull request #1197 from nakengelhardt/handle... commit | commitdiff | tree
2019-07-15 Eddie HungMerge remote-tracking branch 'origin/master' into xc7dsp commit | commitdiff | tree
2019-07-15 Eddie HungRevert "Add log_checkpoint function and use it in opt_m... commit | commitdiff | tree
2019-07-15 N. Engelhardtsmt: handle failure of setrlimit syscall commit | commitdiff | tree
2019-07-15 Eddie HungRevert "Fix first divergence in #1178" commit | commitdiff | tree
2019-07-15 Eddie HungMerge branch 'master' into eddie/fix1178 commit | commitdiff | tree
2019-07-15 Clifford WolfRedesign log_id_cache so that it doesn't keep IdString... commit | commitdiff | tree
2019-07-15 Clifford WolfAdd log_checkpoint function and use it in opt_muxtree commit | commitdiff | tree
2019-07-14 Eddie HungMerge pull request #1194 from cr1901/miss-semi commit | commitdiff | tree
2019-07-14 William D.... Fix missing semicolon in Windows-specific code in aiger... commit | commitdiff | tree
2019-07-14 Roman-PariseUpdated FreeBSD dependencies in README.md commit | commitdiff | tree
2019-07-13 whitequarkopt_lut: make less chatty. commit | commitdiff | tree
2019-07-13 Eddie HungIf ConstEval fails do not log_abort() but return gracefully commit | commitdiff | tree
2019-07-13 Eddie HungError out if enable > dbits commit | commitdiff | tree
2019-07-13 Eddie Hungice40_opt to $__ICE40_CARRY_LUT4 into $lut not SB_LUT commit | commitdiff | tree
2019-07-13 Eddie HungAdd comment commit | commitdiff | tree
next