projects / gem5.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
gem5.git
2019-01-30 Giacomo Gabrielliarch,cpu: Add vector predicate registers commit | commitdiff | tree
2019-01-30 Giacomo Travagliniconfigs: Enable DTB autogeneration in starter_fs.py commit | commitdiff | tree
2019-01-30 Giacomo Travagliniarch-arm, configs: Create single instance of DTB autoge... commit | commitdiff | tree
2019-01-28 Ciro Santillitests: fix arm regression due to kernel not found commit | commitdiff | tree
2019-01-25 Ciro Santilliconfigs: fs.py remove --generate-dtb and enable it... commit | commitdiff | tree
2019-01-25 Ciro Santilliconfigs, arch-arm: don't search for default DTB and... commit | commitdiff | tree
2019-01-25 Giacomo Travagliniarch-arm: Remove floatReg operand type commit | commitdiff | tree
2019-01-25 Giacomo Travagliniarch-arm: Use VecElem instead of FloatReg for FP instru... commit | commitdiff | tree
2019-01-25 Giacomo Travagliniarch: Fix VecElem Operand generation in ISA parser commit | commitdiff | tree
2019-01-25 Giacomo Travaglinicpu, arch, arch-arm: Wire unused VecElem code in the... commit | commitdiff | tree
2019-01-25 Giacomo Travaglinicpu: O3 rename using the flatIndex instead of index commit | commitdiff | tree
2019-01-25 Giacomo Travagliniarch-arm: Inital vector rename mode depending on A32/A64 commit | commitdiff | tree
2019-01-25 Giacomo Travaglinicpu: Fix VecElemClass bugs in cpu models commit | commitdiff | tree
2019-01-25 Giacomo Travaglinicpu: Add VecElem entries in MinorCPU Scoreboard commit | commitdiff | tree
2019-01-25 Giacomo Travagliniarch-arm: Remove unused float operands commit | commitdiff | tree
2019-01-25 Giacomo Travagliniarch: Provide traceback when parsing ISA code commit | commitdiff | tree
2019-01-25 Nicholas Lindsaypython: Always throw TypeError on slave-slave connections commit | commitdiff | tree
2019-01-24 Gabe Blackhsail: Remove the MiscReg type. commit | commitdiff | tree
2019-01-24 Gabe Blackbase: arch: Get rid of the now unused FloatRegVal type. commit | commitdiff | tree
2019-01-24 Ciro Santillidev-arm: fix --generate-dtb for ARM commit | commitdiff | tree
2019-01-24 Rekai Gonzalez... cpu-o3: O3 LSQ Generalisation commit | commitdiff | tree
2019-01-23 Giacomo Travagliniarch-arm: Implement LoadAcquire/StoreRelease in AArch32 commit | commitdiff | tree
2019-01-23 Giacomo Travagliniarch-arm: IsStoreConditional flag set depending on... commit | commitdiff | tree
2019-01-23 Giacomo Travagliniarch-arm: Remove SWP and SWPB instructions commit | commitdiff | tree
2019-01-23 Gabe Blacksystemc: Fix TLM related includes. commit | commitdiff | tree
2019-01-23 Gabe Blackarm: Replace MiscReg with RegVal in utility.(hh|cc). commit | commitdiff | tree
2019-01-23 Zicong Wangmem-ruby: Fix missing TBE allocation and deallocation commit | commitdiff | tree
2019-01-22 Gabe Blacksparc: Get rid of some register type definitions. commit | commitdiff | tree
2019-01-22 Gabe Blackarch: cpu: Stop passing around misc registers by reference. commit | commitdiff | tree
2019-01-22 Gabe Blackarm: Get rid of some register type definitions. commit | commitdiff | tree
2019-01-22 Gabe Blackarm: dev: Replace ArmISA::MiscReg with RegVal in the... commit | commitdiff | tree
2019-01-22 Ciro Santilliarch-arm: implement the GDB XML target description... commit | commitdiff | tree
2019-01-22 Ciro Santilliext: import GDB XML target description files for arm commit | commitdiff | tree
2019-01-22 Ciro Santilliscons: add helpers to access GDB XML description files commit | commitdiff | tree
2019-01-22 Ciro Santilliscons: allow embedding arbitrary blobs into the gem5... commit | commitdiff | tree
2019-01-22 Ciro Santillibase: add support for GDB's XML architecture definition commit | commitdiff | tree
2019-01-22 Giacomo Travagliniarch-arm: Move AArch32 IMPLEMENTATION DEFINED registers commit | commitdiff | tree
2019-01-22 Sascha Bischoffmem: Add tryTiming suppport to CommMonitor commit | commitdiff | tree
2019-01-22 Brandon Pottersim-se add readv and modifies writev commit | commitdiff | tree
2019-01-22 Brandon Pottersim-se: add ability to get/set sock metadata commit | commitdiff | tree
2019-01-22 Brandon Pottersim-se: add syscalls related to polling commit | commitdiff | tree
2019-01-22 Brandon Pottersim-se: add calls for network transmissions commit | commitdiff | tree
2019-01-22 Brandon Pottersim-se: add socket-based functionality commit | commitdiff | tree
2019-01-18 Daniel R. Carvalhobase: Fix unitialized storage commit | commitdiff | tree
2019-01-17 Gabe Blacktests: Fix tests/main.py so it can be run from anywhere. commit | commitdiff | tree
2019-01-17 Nikos Nikolerismem: Allow inserts in the begining of a packet queue commit | commitdiff | tree
2019-01-17 Nikos Nikolerismem: Determine if a packet queue forces ordering at... commit | commitdiff | tree
2019-01-17 Nikos Nikoleriscpu-o3: Make the smtCommitPolicy a Param.ScopedEnum commit | commitdiff | tree
2019-01-17 Nikos Nikoleriscpu-o3: Make the smtROBPolicy a Param.ScopedEnum commit | commitdiff | tree
2019-01-17 Nikos Nikoleriscpu-o3: Make the smtIQPolicy a Param.ScopedEnum commit | commitdiff | tree
2019-01-17 Nikos Nikoleriscpu-o3: Make the smtLSQPolicy a Param.ScopedEnum commit | commitdiff | tree
2019-01-17 Nikos Nikoleriscpu-o3: Make the smtFetchPolicy a Param.ScopedEnum commit | commitdiff | tree
2019-01-17 Nikos Nikolerispython: Add support for scoped enums commit | commitdiff | tree
2019-01-16 Gabe Blackcpu: dev: sim: gpu-compute: Banish some ISA specific... commit | commitdiff | tree
2019-01-16 Gabe Blackarch: Make the ISA register types aliases for the globa... commit | commitdiff | tree
2019-01-16 Gabe Blackarm: Make the fp register types 64 bits. commit | commitdiff | tree
2019-01-16 Javier Buenomem-cache: Access Map Pattern Matching Prefetcher commit | commitdiff | tree
2019-01-16 Javier Buenomem-cache: Signature Path Prefetcher commit | commitdiff | tree
2019-01-16 Javier Buenomem-cache: allow prefetchers to emit page crossing... commit | commitdiff | tree
2019-01-16 Javier Buenomem-cache: virtual address support for prefetchers commit | commitdiff | tree
2019-01-16 Giacomo Travagliniarch-arm: Read VMPIDR instead of MPIDR when EL2 is... commit | commitdiff | tree
2019-01-16 Anouk Van Laerarch-arm: Added TLBI_ALL EL2 instruction commit | commitdiff | tree
2019-01-16 Alec Roelkearch-riscv: Add interrupt handling commit | commitdiff | tree
2019-01-16 Alec Roelkearch-riscv: Fix reset function and style commit | commitdiff | tree
2019-01-15 Giacomo Travaglinicpu: Fix usage of setArchVecElem commit | commitdiff | tree
2019-01-15 Giacomo Travagliniarch-arm: Fix usage of RegId constructor for VecElem commit | commitdiff | tree
2019-01-14 Gabe Blackarm: Stop using the FloatReg and FloatRegBits types. commit | commitdiff | tree
2019-01-14 Gabe Blackconfig: De-nest the code in Port.splice(). commit | commitdiff | tree
2019-01-14 Gabe Blackconfig: Fix an error message in Port.splice(). commit | commitdiff | tree
2019-01-11 Andrea Mondelliscons: added support of default Python installation... commit | commitdiff | tree
2019-01-11 Andrea Mondellimisc: updated shabang for python script commit | commitdiff | tree
2019-01-10 Javier Setoainsim-se, arch-arm: Add support for getdents64 commit | commitdiff | tree
2019-01-10 Andreas Sandbergarch-arm, sim-se: Add support for TLS in clone commit | commitdiff | tree
2019-01-10 Andreas Sandbergarch-arm, sim-se: Fix incorrect SP handling in clone commit | commitdiff | tree
2019-01-10 Andreas Sandbergsim-se: Refactor clone to avoid most ifdefs commit | commitdiff | tree
2019-01-10 Andreas Sandbergsim-se: Correctly calculate next PC in clone commit | commitdiff | tree
2019-01-10 Andreas Sandbergsim-se: Use CONFIG_CLONE_BACKWARDS for Arm commit | commitdiff | tree
2019-01-10 Javier Setoainarch-arm, sim-se: Wire up syscalls needed for pthreads commit | commitdiff | tree
2019-01-10 Jairo Balartdev-arm: Add a VExpress_GEM5_V2 platform with GICv3... commit | commitdiff | tree
2019-01-10 Jairo Balartdev-arm: Add a GICv3 model commit | commitdiff | tree
2019-01-10 Giacomo Travaglinibase: Make it possible to convert strings to enums commit | commitdiff | tree
2019-01-10 Gabe Blacksystemc: Fix a function which was broken during style... commit | commitdiff | tree
2019-01-09 Ivan Pizarroarch-arm: Additional bits in misc ARM registers to... commit | commitdiff | tree
2019-01-09 Gabe Blacksystemc: Make input.txt a dependency for the tlm/endian... commit | commitdiff | tree
2019-01-09 Gabe Blacksystemc: Exclude some failing systemc TLM tests in... commit | commitdiff | tree
2019-01-09 Gabe Blacksystemc: Remove the TLM dependence on a non-standard... commit | commitdiff | tree
2019-01-09 Gabe Blacksystemc: Stop using the sc_string_view type. commit | commitdiff | tree
2019-01-09 Gabe Blacksystemc: Replace sc_core::sc_type_index with std::type_... commit | commitdiff | tree
2019-01-09 Gabe Blacksystemc: Stop using the Accellera specific "none" globa... commit | commitdiff | tree
2019-01-09 Gabe Blacksystemc: Rename tlm_core header files to have a .hh... commit | commitdiff | tree
2019-01-09 Gabe Blacksystemc: Add a dummy argv[0] when running the tests. commit | commitdiff | tree
2019-01-09 Gabe Blacksystemc: Stop using the non-standard sc_time % in TLM. commit | commitdiff | tree
2019-01-09 Gabe Blacksystemc: Add an elaboration_done method to sc_simcontext. commit | commitdiff | tree
2019-01-09 Gabe Blacksystemc: Include cstring in the tlm header file. commit | commitdiff | tree
2019-01-09 Gabe Blacksystemc: Remove redundant tlm_ prefixes from file names. commit | commitdiff | tree
2019-01-09 Gabe Blacksystemc: Replace some calls to some Accellera specific... commit | commitdiff | tree
2019-01-09 Gabe Blacksystemc: Rename tlm .cpp files to .cc and add SConscripts. commit | commitdiff | tree
2019-01-09 Gabe Blacksystemc: Fix style issues in the TLM header files. commit | commitdiff | tree
2019-01-09 Gabe Blacksystemc: Also look for tests in the tlm test directory. commit | commitdiff | tree
2019-01-09 Gabe Blacksystemc: Initial import of TLM headers from Accellera. commit | commitdiff | tree
next