yosys.git
2014-03-13 Siesh1oo - kernel/register.h, kernel/driver.cc: refactor rewrit...
2014-03-13 Siesh1oo - Makefile: don't export DYLD_LIBRARY_PATH/LD_LIBRARY_...
2014-03-13 Siesh1oo - .gitignore: ignore qmake/OSX package libs/svgviewer...
2014-03-13 Siesh1oo - Makefile: include $(PWD) in PATH, since 'make test...
2014-03-13 Siesh1oo - Makefile: fix typo in LDFLAGS: obviously -L, not...
2014-03-13 Siesh1oo - Makefile: export PATH=${DESTDIR}/bin:$(PATH) and...
2014-03-13 Siesh1oo - Makefile: resolve merge conflict.
2014-03-12 Clifford WolfSome fixes in libs/minisat (thanks to Siesh1oo)
2014-03-12 Siesh1oo - kernel/register.h, kernel/driver.cc: refactor rewrit...
2014-03-12 Clifford WolfFixed dependencies of "make test"
2014-03-12 Clifford WolfAdded libs/minisat (copy of minisat git master)
2014-03-11 Clifford WolfOSX compatible creation of stdcells.inc, using code...
2014-03-11 Clifford WolfMerged addition of SED makefile variable from github...
2014-03-11 Clifford WolfMerged a few fixes for non-posix systems from github...
2014-03-11 Clifford WolfAdded support for `line compiler directive
2014-03-11 Clifford WolfFixed memory corruption in passes/abc/blifparse.cc
2014-03-11 Clifford WolfFixed yosys path in tests/techmap/mem_simple_4x1_runtest.sh
2014-03-11 Clifford WolfUse "verilog -noattr" in tests/techmap/mem_simple_4x1...
2014-03-10 Clifford WolfFixed a typo in RTLIL::Module::addReduce...
2014-03-10 Clifford WolfImproved verific command (added support for some operators)
2014-03-10 Clifford WolfImprovements in verific command
2014-03-10 Clifford WolfAdded RTLIL::Module::add... helper methods
2014-03-09 Clifford WolfAdded "verific" command
2014-03-09 Clifford WolfFixed dumping of timing() { .. } block in libparse
2014-03-09 Clifford WolfVerbose reading of liberty and constr files in ABC...
2014-03-07 Clifford WolfFixed bug in freduce command
2014-03-07 Clifford WolfSome minor code cleanups in freduce command
2014-03-07 Clifford WolfBugfix in ilang frontend autoidx recovery
2014-03-07 Clifford WolfUse log_abort() and log_assert() in BTOR backend
2014-03-06 Clifford WolfAdded freduce -dump
2014-03-06 Clifford WolfAdded freduce -stop
2014-03-06 Clifford WolfFixed gcc compiler warning
2014-03-06 Clifford WolfFixed undef handling in opt_reduce
2014-03-06 Clifford WolfFixes for improved techmap of shifts with large B inputs
2014-03-06 Clifford WolfFixed use of frozen literals in SatGen
2014-03-06 Clifford WolfStrictly zero-extend unsigned A-inputs of shift operati...
2014-03-06 Clifford WolfAdded techmap -max_iter option
2014-03-06 Clifford WolfImproved techmap of shift with wide B inputs
2014-03-06 Clifford WolfStrictly zero-extend unsigned A-inputs of shift operations
2014-03-05 Clifford WolfSwitched to EZMINISAT_SIMPSOLVER as default SAT solver
2014-03-05 Clifford WolfInclude id2ast pointers when dumping AST
2014-03-05 Clifford WolfFixed merging of compatible wire decls in AST frontend
2014-03-05 Clifford WolfBugfix in recursive AST simplification
2014-03-03 Clifford Wolffixed freduce for Minisat::SimpSolver: use frozen_literal()
2014-03-03 Clifford WolfezSAT: Added frozen_literal() API
2014-03-03 Clifford WolfezSAT: Fixed handling of eliminated Literals, added...
2014-03-01 Clifford WolfAdded ezSAT::eliminated API to help the SAT solver...
2014-03-01 Clifford WolfezSAT bugfix: don't call virtual methods in base class...
2014-03-01 Clifford WolfRemoved ezSAT::assumed() API
2014-03-01 Clifford WolfRemoved ezSAT built-in brute-froce solver
2014-03-01 Clifford WolfFixed vhdl2verilog temp dir name
2014-03-01 Clifford WolfFixed vhdl2verilog help message
2014-02-27 Clifford WolfFixed const folding of $bu0 cells
2014-02-26 Clifford WolfFixed bit-extending in $mux argument (use $bu0 instead...
2014-02-26 Clifford WolfAdded support for $bu0 to SatGen
2014-02-24 Clifford WolfDon't blow up constants unneccessarily in Verilog frontend
2014-02-23 Clifford WolfAdded support for Minisat::SimpSolver + ezSAT frezze...
2014-02-23 Clifford WolfFixed small memory leak in Pass::call()
2014-02-22 Clifford WolfFixed bug in generation of undefs for $memwr MUXes
2014-02-22 Clifford WolfFixed bug (typo) in passes/opt/opt_const.cc
2014-02-22 Clifford WolfAdded $lut support to blif backend (by user eddiehung...
2014-02-22 Clifford WolfAdded ezMiniSat EZMINISAT_INCREMENTAL compile-time...
2014-02-22 Clifford WolfMade MiniSat solver backend configurable in ezminisat.h
2014-02-21 Clifford WolfAdded workaround for vhdl-style edge triggers from...
2014-02-21 Clifford WolfAdded vhdl2verilog
2014-02-21 Clifford WolfProgress in presentation
2014-02-21 Clifford WolfBetter handling of nameDef and nameRef in edif backend
2014-02-21 Clifford WolfFixed instantiating multi-bit ports in edif backend
2014-02-21 Clifford WolfUse private namespace in mem_simple_4x1_map
2014-02-21 Clifford WolfAdded tests/techmap/mem_simple_4x1
2014-02-21 Clifford WolfRenamed "write_blif -subckt" to "write_blif -icells...
2014-02-21 Clifford WolfProgress in presentation
2014-02-20 Clifford WolfProgress in presentation
2014-02-20 Clifford WolfAdded _TECHMAP_REPLACE_ feature to techmap
2014-02-20 Clifford WolfAdded "extract -ignore_parameters" and "extract -ignore...
2014-02-20 Clifford WolfAdded "extract -map %<design_name>"
2014-02-20 Clifford WolfAdded "design -push" and "design -pop"
2014-02-20 Clifford WolfProgress in presentation
2014-02-20 Clifford WolfAdded connwrappers command
2014-02-20 Clifford WolfCleanups in handling of read_verilog -defer and -icells
2014-02-20 Clifford WolfProgress in presentation
2014-02-19 Clifford WolfAdded vcd2txt.pl and txt2tikztiming.py (tests/tools...
2014-02-18 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys
2014-02-18 Clifford WolfProgress in presentation
2014-02-18 Clifford WolfAdded techmap support for _TECHMAP_CONNMAP_*_
2014-02-18 Clifford WolfAdded "sat -dump_cnf"
2014-02-18 Clifford WolfCoding style corrections in SatHelper::dump_model_to_vcd()
2014-02-18 Clifford WolfImproved non-verbose ezSAT::printDIMACS() format
2014-02-18 Clifford WolfAdded "sat -initsteps"
2014-02-17 Clifford WolfAdded Verilog support for "`default_nettype none"
2014-02-17 Clifford WolfRenamed "sat -dump_fail_to_vcd" to "sat -dump_vcd"...
2014-02-17 Andrew ZonenbergAdded "-dump_fail_to_vcd" argument to SAT solver
2014-02-17 Clifford WolfProgress in presentation
2014-02-17 Clifford WolfBetter preserve wires when flattening (in comparison...
2014-02-16 Clifford WolfProgress in presentation
2014-02-16 Clifford WolfAdded some additional checks to techmap
2014-02-16 Clifford WolfAdded CONSTMSK and CONSTVAL feature to techmap
2014-02-16 Clifford WolfFixed handling of "keep" attribute on wires in opt_clean
2014-02-16 Clifford WolfAdded a warning note about error reporting to read_veri...
2014-02-16 Clifford WolfProgress in presentation
next