riscv-isa-sim.git
2010-08-10 Andrew Waterman[xcc,sim] implement FP using softfloat
2010-08-10 Andrew Waterman[sim] removed unused elf loader
2010-08-09 Andrew Waterman[sim] added softfloat
2010-08-06 Andrew Waterman[sim,xcc] Added first few Hauser FP insns (sign-injection)
2010-08-05 Andrew Waterman[sim] Bug fixes in shifts, plus a new test case
2010-08-05 Andrew Waterman[xcc] Removed ctc1, cfc1 instructions; added fp move...
2010-08-05 Andrew Waterman[xcc,pk,sim] Added first part of FP support
2010-08-04 Andrew Waterman[sim,xcc] removed sll32/srl32/sra32 opcodes
2010-08-04 Andrew Waterman[pk,sim,xcc] Renamed instructions to RISC-V spec
2010-07-29 Andrew Waterman[gcc] generate code for complex branches
2010-07-29 Andrew Waterman[sim,xcc] Changed instruction format to RISC-V
2010-07-23 Yunsup Lee[sim] various fixes to get the sim work with the fesvr
2010-07-22 Andrew Waterman[pk,sim] removed cop0 console i/o support
2010-07-22 Andrew Waterman[pk,sim] first cut of appserver communication link
2010-07-20 Andrew Waterman[pk,sim] added temporary "exit" functionality
2010-07-19 Andrew WatermanReorganized directory structure