gem5.git
2015-08-15 Nilay Vaishruby: abstract controller: mark some variables as const
2015-08-15 Nilay Vaishruby: simple network: store Switch* in PerfectSwitch...
2015-08-15 Nilay Vaishruby: remove unused functionalRead() function.
2015-08-15 Nilay Vaishruby: perfect switch: refactor code
2015-08-15 Nilay Vaishruby: cache memory: drop {try,test}CacheAccess functions
2015-08-15 Nilay Vaishruby: call setMRU from L1 controllers, not from sequencer
2015-08-15 Nilay Vaishruby: adds set and way indices to AbstractCacheEntry
2015-08-15 Nilay Vaishruby: eliminate type uint64 and int64
2015-08-15 Nilay Vaishruby: slicc: use default argument value
2015-08-15 Nilay Vaishruby: slicc: avoid duplicate code for function argument...
2015-08-15 Nilay Vaishruby: drop the [] notation for lookup function.
2015-08-15 Nilay Vaishruby: handle llsc accesses through CacheEntry, not...
2015-08-15 Nilay Vaishstats: updates to ruby fs regression test
2015-08-14 Nilay Vaishruby: replace Address by Addr
2015-08-14 Nilay Vaishruby: rename variables Addr to addr
2015-08-14 Joel Hestnessstats: Bump for MessageBuffer, cache latency changes
2015-08-14 Joel Hestnessruby: Protocol changes for SimObject MessageBuffers
2015-08-14 Joel Hestnessruby: Expose MessageBuffers as SimObjects
2015-08-14 Joel Hestnessruby: Change PerfectCacheMemory::lookup to return pointer
2015-08-14 Joel Hestnessruby: Remove the RubyCache/CacheMemory latency
2015-08-11 Nilay Vaishsim: clocked object: function for converting cycles...
2015-08-11 Nilay Vaishruby: drop some redundant includes
2015-08-11 Nilay Vaishruby: slicc: allow mathematical operations on Ticks
2015-08-07 Andreas Sandbergsim: Flag EventQueue::getCurTick() as const
2015-08-07 Andreas Sandbergstats: Update ARM stats to include programmable oscillators
2015-08-07 Andreas Sandbergmem: Cleanup packet accessor methods
2015-08-07 Andreas Sandbergdev: Implement a simple display timing generator
2015-08-07 Andreas Sandbergarm: Add support for programmable oscillators
2015-08-07 Andreas Sandbergdev: Add a simple DMA engine that can be used by devices
2015-08-07 Andreas Sandbergsim: Split ClockedObject to make it usable to non-SimOb...
2015-08-07 Andreas Sandbergbase: Rewrite the CircleBuf to fix bugs and add seriali...
2015-08-07 Andreas Sandbergdev, x86: Fix serialization bug in the i8042 device
2015-08-07 Andreas Sandbergdev: Make serialization in Sinic constant
2015-08-07 Andreas Sandbergbase: Declare a type for context IDs
2015-08-07 Andreas Sandbergbase: Use constexpr in Cycles
2015-08-07 Andreas Hanssonmem: Remove extraneous acquire/release flags and attributes
2015-08-05 Andreas Sandbergsim: Fixup comments and constness in draining infrastru...
2015-08-05 Andreas Sandbergmem: Fixup incorrect include guards
2015-08-05 Andreas Hanssonutil: Enable DRAM sweep to print power and efficiency
2015-08-05 Andreas Hanssonstats: Reflect current behaviour
2015-08-04 Andreas Sandbergsim: Initialize Drainable::_drainState to the system...
2015-08-04 Andreas Sandbergstats: Update stats for tgen to reflect CommMonitor...
2015-08-04 Andreas Sandbergmem: Move trace functionality from the CommMonitor...
2015-08-04 Andreas Sandbergmem: Redesign the stack distance calculator as a probe
2015-08-04 Andreas Sandbergmem: Add probe support to the CommMonitor
2015-08-04 Matthias Jungmisc: Coupling gem5 with SystemC TLM2.0
2015-08-04 Timothy Jonessim: function for testing for auto deletion
2015-08-04 Timothy Jonesuby: Fix checkpointing and restore
2015-08-04 Nilay Vaishruby: mesi three level: multiple corrections to the...
2015-08-04 Nilay Vaishruby: mesi two,three level: copy data only when dirty
2015-08-04 Nilay Vaishruby: correctly number the sequencer in MESI_Three_Level.py
2015-08-01 Brad Beckmannruby: removed invalid assert in message comparitor
2015-07-20 Brad Beckmannruby: improved stall and wait debugging
2015-07-20 Brad Beckmannslicc: fix error in conflicing symbol declaration
2015-07-20 Brad Beckmannslicc: enable overloading in functions not in classes
2015-07-20 David Hasheruby: change router pipeline stages to 2
2015-07-20 David Hasheruby: change advance_stage for flit_d
2015-07-20 Brad Beckmannslicc: improved stalling support in protocols
2015-07-20 David Hasheruby: expose access permission to replacement policies
2015-07-20 David Hasheruby: adds size and empty apis to the msg buffer stallmap
2015-07-20 David Hasheruby: fix deadlock bug in banked array resource checks
2015-07-20 David Hasheruby: Fix for stallAndWait bug
2015-07-20 David Hasheconfig: add base class for ruby controllers
2015-07-20 David Hashemem: add request types for acquire and release
2015-07-20 David Hasheruby: allocate a block in CacheMemory without updating...
2015-07-20 David Hasheruby: speed up function used for cache walks
2015-07-20 David Hasheslicc: support for arbitrary DPRINTF flags (not just...
2015-07-20 David Hasheslicc: support for local variable declarations in actio...
2015-07-20 David Hasheruby: initialize replacement policies with their own...
2015-07-20 David Hasheruby: give access to cache tag/data latencies from...
2015-07-20 David Hasheslicc: support for multiple cache entry types in the...
2015-07-20 David Hasheslicc: Fix bug in enqueue and peek statements.
2015-07-20 David Hasheslicc: fix missing inline function in LocalVariableAST
2015-07-20 David Hasheslicc: improve support for prefix operations
2015-07-20 David Hasheslicc: support for transitions with a wildcard next...
2015-07-20 David Hasheslicc: support for multiple message types on the same...
2015-08-01 Brad Beckmannslicc: fatal->panic on invalid transitions
2015-07-20 David Hashemem: Hit callback delay fix
2015-07-20 David Hashecpu: Fixed a bug on where to fetch the next instruction...
2015-07-20 David Hashex86: x86 instruction-implementation bug fixes
2015-07-20 Brad Beckmannutil: added .cl OpenCL extension to file_type.py
2015-07-20 Brad Beckmannutil: added .mk makefile extension to file_types.py
2015-07-20 Brad Beckmannruby: re-added the addressToInt slicc interface function
2015-07-20 David Hashesyscall: Add readlink to x86 with special case /proc...
2015-07-20 Brad Beckmannruby: add useful dprints to sequencer
2015-07-20 David Hasheslicc: isinstance bugfix
2015-08-01 Anthony Gutierrezutil: add a vimrc that matches gem5 style guide
2015-07-31 Andreas Sandbergstats: Update switcheroo reference stats
2015-07-31 Andreas Sandbergcpu: Update debug message from Fetch1 isDrained() in...
2015-07-31 Andreas Sandbergcpu: Fix Minor drain issues when switched out
2015-07-30 Andreas Sandbergstats: Bump stats after Minor switcheroo inclusion
2015-07-30 Andreas Sandbergtests: Add Minor to the ARM full switcheroo tests
2015-07-30 Andreas Sandbergcpu: Only activate thread 0 in Minor if the CPU is...
2015-07-30 Andreas Sandbergcpu: Fix drain issues in the Minor CPU
2015-07-30 Andreas Hanssonstats: Update stats for clean eviction addition
2015-07-30 Andreas Hanssonmem: Add missing clean eviction on uncacheable access
2015-07-30 Andreas Hanssonmem: Remove unused RequestCause in cache
2015-07-30 David Guillen... mem: Make caches way aware
2015-07-30 Andreas Hanssonmem: Transition away from isSupplyExclusive for writebacks
2015-07-30 Andreas Hanssonmem: Tidy up CacheBlk class
next