projects / yosys.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
yosys.git
2014-02-05 Clifford Wolfpresentation progress commit | commitdiff | tree
2014-02-05 Clifford Wolfpresentation progress commit | commitdiff | tree
2014-02-05 Clifford WolfAdded read_verilog -setattr commit | commitdiff | tree
2014-02-05 Clifford WolfAdded setattr and setparam commands commit | commitdiff | tree
2014-02-05 Clifford WolfUpdated todo items in README file commit | commitdiff | tree
2014-02-05 Clifford WolfRemoved old unused files from tests/ commit | commitdiff | tree
2014-02-04 Clifford WolfAdded support for dump -append commit | commitdiff | tree
2014-02-04 Clifford WolfThrow errors if non-existing selection variables are... commit | commitdiff | tree
2014-02-04 Clifford WolfAdded select -none commit | commitdiff | tree
2014-02-04 Clifford Wolfpresentation progress commit | commitdiff | tree
2014-02-04 Clifford WolfFixed detection of init attribute in opt_rmdff commit | commitdiff | tree
2014-02-04 Clifford WolfAdded support for inline commands to abc -script commit | commitdiff | tree
2014-02-04 Clifford Wolfpresentation progress commit | commitdiff | tree
2014-02-04 Clifford WolfAdded hierarchy -purge_lib option commit | commitdiff | tree
2014-02-04 Clifford WolfAdded test cases for sat command commit | commitdiff | tree
2014-02-04 Clifford Wolfadded sat -falsify commit | commitdiff | tree
2014-02-04 Clifford WolfFixed bug in sequential sat proofs and improved handlin... commit | commitdiff | tree
2014-02-04 Clifford WolfImproved handling of reg init in opt_share and opt_rmdff commit | commitdiff | tree
2014-02-03 Clifford Wolfpresentation progress commit | commitdiff | tree
2014-02-03 Clifford Wolfpresentation progress commit | commitdiff | tree
2014-02-03 Clifford WolfAddred sat option -ignore_unknown_cells commit | commitdiff | tree
2014-02-03 Clifford WolfAdded TRANSPARENT parameter to $memrd (and RD_TRANSPARE... commit | commitdiff | tree
2014-02-03 Clifford WolfReplaced isim with xsim in tests/tools/autotest.sh... commit | commitdiff | tree
2014-02-02 Clifford WolfMore opt_const -mux_bool features commit | commitdiff | tree
2014-02-02 Clifford Wolfpresentation progress commit | commitdiff | tree
2014-02-02 Clifford WolfAdded opt_const -mux_bool commit | commitdiff | tree
2014-02-02 Clifford WolfAdded support for inverter chains to opt_const commit | commitdiff | tree
2014-02-02 Clifford WolfAdded RTLIL::SigSpec::to_single_sigbit() commit | commitdiff | tree
2014-02-02 Clifford WolfOnly generate write-enable $and if WE is not constant... commit | commitdiff | tree
2014-02-02 Clifford WolfAdded constant-clock case to opt_rmdff commit | commitdiff | tree
2014-02-02 Clifford Wolfpresentation progress commit | commitdiff | tree
2014-02-02 Clifford WolfAdded show -notitle option commit | commitdiff | tree
2014-02-02 Clifford WolfAdded delete command commit | commitdiff | tree
2014-02-02 Clifford WolfAdded suuport for module attribute matching with A... commit | commitdiff | tree
2014-02-02 Clifford Wolfpresentation progress commit | commitdiff | tree
2014-02-02 Clifford Wolfpresentation progress commit | commitdiff | tree
2014-02-02 Clifford WolfAdded support for blanks after -I and -D in read_verilog commit | commitdiff | tree
2014-02-01 Clifford WolfFixed a bug in miter command commit | commitdiff | tree
2014-02-01 Clifford WolfAdded sat -show-inputs and -show-outputs commit | commitdiff | tree
2014-02-01 Clifford WolfAdded show -color support for cells and finished show... commit | commitdiff | tree
2014-02-01 Clifford WolfFixed comment/eol parsing in ilang frontend commit | commitdiff | tree
2014-02-01 Clifford WolfAdded constant size expression support of sized constants commit | commitdiff | tree
2014-02-01 Clifford WolfAdded note about SystemVerilog assert statement to... commit | commitdiff | tree
2014-02-01 Clifford WolfAdded miter command commit | commitdiff | tree
2014-01-31 Clifford WolfProgress on presentation commit | commitdiff | tree
2014-01-31 Clifford WolfMore changes to techlibs/common/simlib.v for LEC commit | commitdiff | tree
2014-01-30 Clifford Wolfpresentation progress commit | commitdiff | tree
2014-01-30 Clifford WolfBugfix in name resolution with generate blocks commit | commitdiff | tree
2014-01-30 Clifford WolfAdded yosys -H for command list commit | commitdiff | tree
2014-01-29 Clifford Wolfpresentation progress commit | commitdiff | tree
2014-01-29 Clifford Wolfpresentation progress commit | commitdiff | tree
2014-01-29 Clifford WolfTiny change in example script in README commit | commitdiff | tree
2014-01-29 Clifford WolfAdded -h command line option commit | commitdiff | tree
2014-01-29 Clifford WolfAdded test comments to techlibs/cmos/cmos_cells.lib commit | commitdiff | tree
2014-01-29 Clifford WolfUpdated ABC to hg rev e6b09e1 commit | commitdiff | tree
2014-01-28 Clifford WolfAdded read_verilog -icells option commit | commitdiff | tree
2014-01-28 Clifford WolfMajor rewrite of techlibs/common/simlib.v for LEC ... commit | commitdiff | tree
2014-01-28 Clifford Wolfpresentation progress commit | commitdiff | tree
2014-01-28 Clifford WolfRenamed manual/FILES_* directories commit | commitdiff | tree
2014-01-28 Clifford WolfProgress on presentation commit | commitdiff | tree
2014-01-27 Clifford WolfProgress on presentation commit | commitdiff | tree
2014-01-27 Clifford WolfAdded first presentation slides commit | commitdiff | tree
2014-01-26 Clifford WolfMerge branch 'btor' of https://github.com/ahmedirfan198... commit | commitdiff | tree
2014-01-26 Clifford WolfMerge pull request #21 from hansiglaser/master commit | commitdiff | tree
2014-01-25 Johann Glaserenabled multiple "-map" for the extract pass commit | commitdiff | tree
2014-01-25 Johann Glaserbeautified write_intersynth commit | commitdiff | tree
2014-01-25 Ahmed Irfanroot bug corrected commit | commitdiff | tree
2014-01-25 Clifford WolfAdded support for // comments in liberty parser commit | commitdiff | tree
2014-01-24 Clifford WolfMerge branch 'btor' commit | commitdiff | tree
2014-01-24 Ahmed Irfanremoved regex include commit | commitdiff | tree
2014-01-24 Ahmed Irfanmerged clifford changes + removed regex commit | commitdiff | tree
2014-01-24 Clifford WolfUse techmap -share_map in btor scripts commit | commitdiff | tree
2014-01-24 Clifford WolfMoved btor scripts to backends/btor/ commit | commitdiff | tree
2014-01-24 Clifford WolfRestored Makefile commit | commitdiff | tree
2014-01-24 Clifford WolfRestored IdString::check() commit | commitdiff | tree
2014-01-24 Clifford WolfMerge branch 'btor' of https://github.com/ahmedirfan198... commit | commitdiff | tree
2014-01-24 Clifford WolfFixed handling of unsized constants in verilog frontend commit | commitdiff | tree
2014-01-24 Ahmed Irfanminor change in script commit | commitdiff | tree
2014-01-22 Ahmed IrfanMerge branch 'master' of https://github.com/cliffordwol... commit | commitdiff | tree
2014-01-20 Clifford WolfFixed algorithmic complexity of AST simplification... commit | commitdiff | tree
2014-01-20 Ahmed Irfanslice bug corrected commit | commitdiff | tree
2014-01-20 Ahmed Irfanassert feature commit | commitdiff | tree
2014-01-20 Ahmed IrfanMerge branch 'master' of https://github.com/cliffordwol... commit | commitdiff | tree
2014-01-19 Clifford WolfAdded hilomap command commit | commitdiff | tree
2014-01-19 Clifford WolfAdded sat -tempinduc and sat -prove-asserts commit | commitdiff | tree
2014-01-19 Clifford WolfAdded $assert support to satgen commit | commitdiff | tree
2014-01-19 Clifford WolfAdded $assert cell commit | commitdiff | tree
2014-01-19 Clifford WolfAdded Verilog parser support for asserts commit | commitdiff | tree
2014-01-18 Ahmed Irfanscript added commit | commitdiff | tree
2014-01-18 Ahmed IrfanMerge branch 'master' of https://github.com/ahmedirfan1... commit | commitdiff | tree
2014-01-18 Clifford WolfFixed $lut simlib model for a wider range of tools commit | commitdiff | tree
2014-01-18 Clifford WolfFixed parsing of verilog macros at end of line commit | commitdiff | tree
2014-01-18 Clifford WolfMore changes to simlib to make it friendlier to a wider... commit | commitdiff | tree
2014-01-18 Clifford WolfFixed a type in $mem model in simlib.v commit | commitdiff | tree
2014-01-18 Ahmed IrfanMerge branch 'master' of https://github.com/ahmedirfan1... commit | commitdiff | tree
2014-01-18 Ahmed IrfanMerge branch 'master' of https://github.com/cliffordwol... commit | commitdiff | tree
2014-01-18 Ahmed Irfanpmux2mux commit | commitdiff | tree
2014-01-18 Clifford WolfRemoved cases of trailing comma in stdcells.v commit | commitdiff | tree
2014-01-18 Clifford WolfAdded $bu0 cell to simlib.v commit | commitdiff | tree
2014-01-18 Clifford WolfImproved setundef random number generator commit | commitdiff | tree
next