yosys.git
2013-06-11 Clifford WolfFurther improved and extended xsthammer
2013-06-10 Clifford WolfMore xsthammer improvements
2013-06-10 Clifford WolfMore sign-extension related fixes
2013-06-10 Clifford WolfSign-extension related fixes in SatGen and AST frontend
2013-06-10 Clifford WolfProgress xsthammer scripts
2013-06-10 Clifford WolfImprovements and fixes in SAT code
2013-06-10 Clifford WolfAdded history file read/write to driver
2013-06-10 Clifford WolfProgress in xsthammer: working proof for cell models
2013-06-10 Clifford WolfFixes and improvements in AST const folding
2013-06-10 Clifford WolfEnabled AST/Verilog front-end optimizations per default
2013-06-10 Clifford WolfFixed generation of newlines in "dump" output
2013-06-10 Clifford WolfAdded "rename" command
2013-06-10 Clifford WolfProgress on xsthammer
2013-06-09 Clifford WolfAdded first xsthammer scripts
2013-06-09 Clifford WolfRenamed "sat_solve" pass to "sat"
2013-06-09 Clifford WolfImplemented temporal induction proofs in sat_solve
2013-06-09 Clifford WolfAdded support for non-temporal proofs to sat_solve
2013-06-09 Clifford WolfRe-organization in sat_solver pass for temporal induction
2013-06-09 Clifford WolfAdded ezSAT api support for don't care values in models
2013-06-09 Clifford WolfFixed handling of $_XOR_ in SAT generator
2013-06-09 Clifford WolfAdded sequential solving support to sat_solve
2013-06-09 Clifford WolfSet rl_basic_word_break_characters in shell
2013-06-08 Clifford WolfImproved readline tab completion
2013-06-08 Clifford WolfLook for yosys-abc and yosys-svgviewer where the main...
2013-06-08 Clifford WolfAdded "make abc" and "make install-abc"
2013-06-08 Clifford WolfMoved cmds from kernel/ to passes/cmds/
2013-06-08 Clifford WolfFixed typo is sat_solve help msg
2013-06-08 Clifford WolfAdded support for shifter cells to SAT generator
2013-06-08 Clifford WolfAdded "cd" and "ls" commands for convenience
2013-06-08 Clifford WolfVarious improvements in sat_solve pass and SAT generator
2013-06-08 Clifford WolfAdded -all and -max options to sat_solve
2013-06-08 Clifford WolfFixes and improvements in ezSAT library
2013-06-08 Clifford WolfImproved auto-detection of -show signals in sat_solve
2013-06-07 Clifford WolfImproved sat generator and sat_solve pass
2013-06-07 Clifford WolfAdded SAT generator and simple sat_solve command
2013-06-07 Clifford WolfAdded ezSAT library
2013-06-05 Clifford WolfRenamed opt_rmunused to opt_clean
2013-06-03 Clifford WolfImplemented technology mapping for multipliers (using...
2013-06-02 Clifford WolfAdded "dump" command (part ilang backend)
2013-05-26 Clifford WolfFixed techmap/flatten for positional module arguments
2013-05-26 Clifford WolfImproved log messages generated by hierarchy pass
2013-05-24 Clifford WolfAdded -nodetect option to fsm pass
2013-05-24 Clifford WolfFixed undef behavior in tests/asicworld/code_verilog_tu...
2013-05-24 Clifford WolfImproved FSM one-hot encoding, added binary encoding
2013-05-24 Clifford WolfAdded log_assert() api
2013-05-24 Clifford WolfAdded log_abort() api
2013-05-23 Clifford WolfFixed a gcc vs. clang determinism problem in abc pass
2013-05-23 Clifford WolfFixed memory corruption bug in opt_rmunused
2013-05-23 Clifford WolfOnly initialize TCL interpreter when needed
2013-05-23 Clifford WolfFixed memory leak in ilang frontend
2013-05-23 Clifford WolfAdded missing newline to some error messages
2013-05-23 Clifford WolfAdded labels to "help -write-tex-command-reference...
2013-05-23 Clifford WolfAdded support for processes to show command
2013-05-23 Clifford WolfFixed show command for constant assignments
2013-05-23 Clifford WolfSome improvements in opt_rmdff
2013-05-19 Clifford WolfMerge pull request #6 from hansiglaser/master
2013-05-19 Johann Glaseradded option '-Dname[=definition]' to command 'read_ver...
2013-05-17 Clifford WolfRemoved test cases that have been moved to yosys-test.
2013-05-17 Clifford WolfFixed to aggressive x-folding in opt_const
2013-05-16 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys
2013-05-16 Clifford WolfMerge branch 'bugfix'
2013-05-16 Clifford WolfFixed synthesis of functions in latched blocks
2013-05-14 Clifford WolfImproved vcdcd.pl (added -d option)
2013-05-14 Clifford WolfSome improvements in vcdcd.pl
2013-05-07 Clifford WolfAdded support for verilog === operator
2013-05-02 Clifford WolfAdded tcl "yosys -import" command
2013-05-01 Clifford WolfImproved/simplified TCL bindings
2013-04-27 Clifford WolfAdded support for const cell inputs in techmap
2013-04-27 Clifford WolfFixed README for new show command behavior (svg vs...
2013-04-26 Clifford WolfAdded "flatten" pass
2013-04-26 Clifford WolfFixed handling of positional module parameters
2013-04-26 Clifford WolfFixed hierarchy pass for hierarchies of parametric...
2013-04-26 Clifford WolfOnly use sha1 checksums for names of parametric modules...
2013-04-15 Clifford WolfFixed "show -format ..." command line parsing
2013-04-15 Clifford WolfAdded "submod -name ..." support
2013-04-13 Clifford WolfFixed a bug in AST frontend for cases with non-blocking...
2013-04-13 Clifford WolfFixed a bug in opt_const when optimizing 1-bit compares...
2013-04-07 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys
2013-04-07 Clifford WolfFixed clock related parameter names for $memrd and...
2013-04-05 Clifford WolfMerge pull request #5 from hansiglaser/master
2013-04-05 Johann Glaserfsm_export: optionally use binary state encoding as...
2013-04-05 Clifford WolfMerge pull request #4 from hansiglaser/master
2013-04-05 Johann Glaserfsm_export: specify KISS filename on command line
2013-04-01 Clifford WolfFixed/improved handling of colored wires in show command
2013-04-01 Clifford WolfAdded support for @<set-name> in expand select ops...
2013-04-01 Clifford WolfRemoved 4096 bytes limit for size of command from scrip...
2013-04-01 Clifford WolfAdded -color <color> <selection> option to show command
2013-03-31 Clifford WolfFixed "select" for "%%" stmt with emty stack
2013-03-31 Clifford WolfAdded "script" command
2013-03-31 Clifford WolfNow only use value from "initial" when no matching...
2013-03-31 Clifford WolfAdded AST_INITIAL (before verilog "initial" was mapped...
2013-03-31 Clifford WolfAdded test cases from 2012 paper on comparison of foss...
2013-03-31 Clifford WolfAdded k68 (m68k compatible cpu) test case from verilator
2013-03-29 Clifford WolfImproved opt_share for reduce cells
2013-03-29 Clifford WolfImproved opt_share for commutative standard cells
2013-03-28 Clifford WolfAdded EXTRA_TARGETS Makefile variable
2013-03-28 Clifford WolfImproved Makefile: Added ENABLE_* switches
2013-03-28 Clifford WolfImplemented TCL support (only via -c option at the...
2013-03-28 Clifford WolfImproved subcircuit verbose output (added portmapper...
2013-03-28 Clifford WolfFixed svgviewer hacks for builtin files
next