gem5.git
2015-09-14 Nilay Vaishruby: slicc: remove member buffer_expr from Var class
2015-09-12 Nilay Vaishmerged with 62e1504b9c64
2015-09-12 Nilay Vaishruby: perfect switch: refactor code
2015-09-12 Nilay Vaishruby: simple network: store Switch* in PerfectSwitch...
2015-09-11 Andreas Sandbergdev: Add an underrun statistic to the HDLCD controller
2015-09-11 Andreas Sandbergdev, arm: Rewrite the HDLCD controller
2015-09-09 Nilay Vaishruby: slicc: remove nextLineHack from Type.py
2015-09-07 Nilay Vaishconfig: allow ruby to be used with Minor CPU
2015-09-05 Nilay Vaishruby: call setMRU from L1 controllers, not from sequencer
2015-09-05 Nilay Vaishruby: adds set and way indices to AbstractCacheEntry
2015-09-05 Nilay Vaishruby: set: reimplement using std::bitset
2015-09-05 Nilay Vaishruby: declare all protocol message buffers as parameters
2015-09-04 Andreas Hanssonmem: Avoid setting markPending if not needed
2015-09-04 Andreas Hanssonmem: Tidy up CacheSet
2015-09-04 Andreas Hanssonmem: Tidy up the snoop state-transition logic
2015-09-04 Andreas Hanssonsim: Fix time unit in abort message
2015-09-03 Nilay Vaishmerged with recent commits.
2015-09-03 Nilay VaishAdded tag stable_2015_09_03 for changeset 60eb3fef9c2d
2015-09-02 Curtis Dunhamsim: tag-based checkpoint versioning
2015-09-02 Curtis Dunhamsim: support checkpointing std::set<std::string>'s
2015-09-02 Curtis Dunhamsim: make warning for absent optional parameters optional
2015-09-01 Nilay Vaishruby: remove random seed
2015-09-01 Nilay Vaishruby: directory memory: drop unused variable.
2015-09-01 Andreas Sandbergsim: Remove broken AutoSerialize support from the event...
2015-09-01 Andreas Sandbergdev: Remove auto-serialization dependency in EtherLink
2015-09-01 Andreas Sandbergsim: Remove autoserialize support for exit events
2015-09-01 Andreas Sandbergsim: Remove unused SerializeBuilder interface
2015-09-01 Andreas Sandbergsim: Replace fromInt/fromSimObject with decltype
2015-09-01 Andreas Sandbergsim: Move SimObject resolver to sim_object.hh
2015-08-30 Nilay Vaishstats: updates due to recent changes.
2015-08-30 Nilay Vaishruby: specify number of vnets for each protocol
2015-08-30 Nilay Vaishruby: network: drop member m_in_use
2015-08-30 Nilay Vaishruby: garnet: mark few functions const in BaseGarnetNet...
2015-08-30 Nilay Vaishruby: slicc: avoid duplicate code for function argument...
2015-08-29 Nilay Vaishruby: eliminate type uint64 and int64
2015-08-28 Andreas Sandbergruby: Use the const serialize interface in RubySystem
2015-08-27 Nilay Vaishruby: handle llsc accesses through CacheEntry, not...
2015-08-26 Emilio Castillocpu: quiesce pseudoinsts: Always do full quiesce
2015-08-24 Andreas Hanssonmem: Revert requirement on packet addr/size always...
2015-08-21 Andreas Hanssonmem: Reflect that packet address and size are always...
2015-08-21 Andreas Hanssonarm, mem: Remove unused CLEAR_LL request flag
2015-08-21 Andreas Hanssonmem: Remove unused cache squash functionality
2015-08-21 Andreas Hanssonmem: Add explicit Cache subclass and make BaseCache...
2015-08-21 Andreas Hanssonruby: Move Rubys cache class from Cache.py to RubyCache.py
2015-08-21 Andreas Hanssonmem: Move cache_impl.hh to cache.cc
2015-08-21 Andreas Hanssoncpu: Move invldPid constant from Request to BaseCPU
2015-08-19 Nilay Vaishruby: reverts to changeset: bf82f1f7b040
2015-08-15 Nilay Vaishruby: add accessor functions to SLICC def of MachineID
2015-08-15 Nilay Vaishruby: simple network: refactor code
2015-08-15 Nilay Vaishruby: profiler: provide the number of vnets through...
2015-08-15 Nilay Vaishruby: directory memory: drop unused variable.
2015-08-15 Nilay Vaishruby: slicc: remove a stray line in StateMachine.py
2015-08-15 Nilay Vaishruby: garnet: flexible: refactor flit
2015-08-15 Nilay Vaishruby: DataBlock: adds a comment
2015-08-15 Nilay Vaishruby: remove random seed
2015-08-15 Nilay Vaishruby: SubBlock: refactor code
2015-08-15 Nilay Vaishruby: cache recorder: move check on block size to RubyS...
2015-08-15 Nilay Vaishruby: abstract controller: mark some variables as const
2015-08-15 Nilay Vaishruby: simple network: store Switch* in PerfectSwitch...
2015-08-15 Nilay Vaishruby: remove unused functionalRead() function.
2015-08-15 Nilay Vaishruby: perfect switch: refactor code
2015-08-15 Nilay Vaishruby: cache memory: drop {try,test}CacheAccess functions
2015-08-15 Nilay Vaishruby: call setMRU from L1 controllers, not from sequencer
2015-08-15 Nilay Vaishruby: adds set and way indices to AbstractCacheEntry
2015-08-15 Nilay Vaishruby: eliminate type uint64 and int64
2015-08-15 Nilay Vaishruby: slicc: use default argument value
2015-08-15 Nilay Vaishruby: slicc: avoid duplicate code for function argument...
2015-08-15 Nilay Vaishruby: drop the [] notation for lookup function.
2015-08-15 Nilay Vaishruby: handle llsc accesses through CacheEntry, not...
2015-08-15 Nilay Vaishstats: updates to ruby fs regression test
2015-08-14 Nilay Vaishruby: replace Address by Addr
2015-08-14 Nilay Vaishruby: rename variables Addr to addr
2015-08-14 Joel Hestnessstats: Bump for MessageBuffer, cache latency changes
2015-08-14 Joel Hestnessruby: Protocol changes for SimObject MessageBuffers
2015-08-14 Joel Hestnessruby: Expose MessageBuffers as SimObjects
2015-08-14 Joel Hestnessruby: Change PerfectCacheMemory::lookup to return pointer
2015-08-14 Joel Hestnessruby: Remove the RubyCache/CacheMemory latency
2015-08-11 Nilay Vaishsim: clocked object: function for converting cycles...
2015-08-11 Nilay Vaishruby: drop some redundant includes
2015-08-11 Nilay Vaishruby: slicc: allow mathematical operations on Ticks
2015-08-07 Andreas Sandbergsim: Flag EventQueue::getCurTick() as const
2015-08-07 Andreas Sandbergstats: Update ARM stats to include programmable oscillators
2015-08-07 Andreas Sandbergmem: Cleanup packet accessor methods
2015-08-07 Andreas Sandbergdev: Implement a simple display timing generator
2015-08-07 Andreas Sandbergarm: Add support for programmable oscillators
2015-08-07 Andreas Sandbergdev: Add a simple DMA engine that can be used by devices
2015-08-07 Andreas Sandbergsim: Split ClockedObject to make it usable to non-SimOb...
2015-08-07 Andreas Sandbergbase: Rewrite the CircleBuf to fix bugs and add seriali...
2015-08-07 Andreas Sandbergdev, x86: Fix serialization bug in the i8042 device
2015-08-07 Andreas Sandbergdev: Make serialization in Sinic constant
2015-08-07 Andreas Sandbergbase: Declare a type for context IDs
2015-08-07 Andreas Sandbergbase: Use constexpr in Cycles
2015-08-07 Andreas Hanssonmem: Remove extraneous acquire/release flags and attributes
2015-08-05 Andreas Sandbergsim: Fixup comments and constness in draining infrastru...
2015-08-05 Andreas Sandbergmem: Fixup incorrect include guards
2015-08-05 Andreas Hanssonutil: Enable DRAM sweep to print power and efficiency
2015-08-05 Andreas Hanssonstats: Reflect current behaviour
2015-08-04 Andreas Sandbergsim: Initialize Drainable::_drainState to the system...
2015-08-04 Andreas Sandbergstats: Update stats for tgen to reflect CommMonitor...
2015-08-04 Andreas Sandbergmem: Move trace functionality from the CommMonitor...
next