gem5.git
2012-04-05 Nilay VaishConfig: corrects the way Ruby attaches to the DMA ports
2012-04-05 Andreas HanssonRuby: Fix the example configurations option parsing
2012-04-05 Andreas HanssonPython: Make the All proxy traverse SimObject children...
2012-04-03 Andreas HanssonAtomic: Remove the physmem_port and access memory directly
2012-03-31 Gabe BlackX86: Fix address size handling so real mode works properly.
2012-03-30 Andreas HanssonMEM: Remove legacy DRAM in preparation for memory updates
2012-03-30 Andreas HanssonRuby: Remove the physMemPort and instead access memory...
2012-03-30 William WangMEM: Introduce the master/slave port sub-classes in C++
2012-03-30 Andreas HanssonCPU: Unify initMemProxies across CPUs and simulation...
2012-03-28 Nilay VaishConfig: Change the way options are added
2012-03-27 Nilay VaishConfig: Move setWorkCountOptions() to Simulation.py
2012-03-26 Andreas Hanssonrange_map: Enable const find and iteration
2012-03-26 Andreas HanssonPower: Change bitfield name to avoid conflicts with...
2012-03-23 Andreas HanssonRuby: Fix Set::print for 32-bit hosts
2012-03-22 Andreas HanssonMEM: Unify bus access methods and prepare for master...
2012-03-22 Andreas HanssonMEM: Split SimpleTimingPort into PacketQueue and ports
2012-03-22 Andreas HanssonScons: Remove Werror=False in SConscript files
2012-03-21 Andreas HanssonPython: Fix a conditional expression that requires...
2012-03-21 Ali SaidiARM: Update stats for IT and conditional branch changes
2012-03-21 Nathanael PremillieuARM: Fix case where cond/uncond control is mis-specified
2012-03-21 Ali SaidiARM: Clean up condCodes in IT blocks.
2012-03-21 Geoffrey BlakeARM: IT doesn't need to be serializing.
2012-03-21 Andrew LukefahrO3: Fix sizing of decode to rename skid buffer.
2012-03-21 Koan-Sin TanARM: Add RTC to PBX System
2012-03-21 Brian GraysonO3: Fix size of skid buffer between fetch and decode...
2012-03-21 Ali SaidiARM: Fix uninitialized value in ARM RTC model.
2012-03-19 Tushar KrishnaGarnet: Stats at vnet granularity + code cleanup
2012-03-19 Andreas Hanssongcc: Clean-up of non-C++0x compliant code, first steps
2012-03-19 Andreas Hanssonclang: Fix recently introduced clang compilation errors
2012-03-19 Andreas Hanssonscripts: Fix to ensure that port connection count is...
2012-03-16 Nilay Vaishruby_fs.py: Add call to createInterruptController()
2012-03-16 Nilay VaishFSConfig.py: fix a typo makeLinuxAlphaRubySystem
2012-03-16 Marc Orrbuild: remove implicit-cache setting of scons from...
2012-03-11 Nilay Vaishse.py: Changes to ruby portion due to SE/FS merge
2012-03-11 Brian GraysonO3: Add fatal when fetchWidth > Impl::MaxWidth.
2012-03-09 Ali SaidiARM: Fix memory starting at non-zero address and exceed...
2012-03-09 Ali SaidiARM: Update stats for CBNZ fix.
2012-03-09 Brian GraysonARM: Fix branch prediction issue with CB(N)Z instruction
2012-03-09 Ali SaidiARM: Update stats for valgrind fix and replace config...
2012-03-09 Geoffrey BlakeO3/Ozone: Eliminate dead code counting software prefetc...
2012-03-09 Geoffrey BlakeCheckerCPU: Make some basic regression tests for CheckerCPU
2012-03-09 Geoffrey BlakeCheckerCPU: Add function stubs to non-ARM ISA source...
2012-03-09 Geoffrey BlakeCheckerCPU: Make CheckerCPU runtime selectable instead...
2012-03-09 Ali SaidiARM: Don't reset CPUs that are going to be switched in.
2012-03-09 Ali SaidiSystem: Move code in initState() back into constructor...
2012-03-09 Ali SaidiARM: Fix valgrind reported error on O3 that was causing...
2012-03-09 Ali Saidicache: Allow main memory to be at disjoint address...
2012-03-08 Gabe BlackFix the SPARC fs regression by adding a call to createI...
2012-03-07 Marc Orrbuild scripts: Made minor modifications to reduce build...
2012-03-06 Andreas HanssonStats: Update stats for changeset 8868
2012-03-02 Steve ReinhardtSConstruct: rename and document AddM5Option
2012-03-02 Steve ReinhardtSConstruct: update comments & doc strings
2012-03-02 Steve ReinhardtDynInst: get rid of dead MyHash code.
2012-03-02 Andreas HanssonCPU: Check that the interrupt controller is created...
2012-03-02 Andreas HanssonStats: Fix the realview regression stats after nvmem...
2012-03-02 Andreas HanssonRuby: Rename RubyPort::sendTiming to avoid overriding...
2012-03-02 Ali SaidiARM: FIx a bug preventing multiple cores booting a...
2012-03-02 Ali SaidiARM: FIx missing cf controller connection.
2012-03-01 Chander SudanthiVNC: spacing
2012-03-01 Ali SaidiARM: Add support for Versatile Express extended memory map
2012-03-01 Ali SaidiARM: Add RTC device for ARM platforms.
2012-03-01 Matt HorsnellARM: Add limited CP14 support.
2012-03-01 Ali SaidiCache: Fix an issue with LRU when bonus block is used...
2012-03-01 Dam SunwooARM: move kernel func event to correct location.
2012-03-01 Giacomo GabrielliARM: fix bits-to-fp conversion function declarations.
2012-03-01 Nilay Vaishx86: Fix x86 TLB and Walker
2012-03-01 Nilay Vaishx86: Fix switching of CPUs
2012-03-01 Nilay VaishConfig: make option ruby available always
2012-02-29 Andreas HanssonMEM: Make all the port proxy members const
2012-02-29 Andreas HanssonSWIG: Ensure ptrdiff_t is a known type in gcc >= 4.6.1
2012-02-29 Steve ReinhardtEIO: update stats (mostly order change, some renames)
2012-02-26 Gabe BlackMake the IO bridge accept address headed to all the...
2012-02-26 Gabe BlackX86: Use the M5PanicFault fault in execute methods...
2012-02-24 Andreas HanssonMEM: Simplify cache ports preparing for master/slave...
2012-02-24 Andreas HanssonMEM: Prepare mport for master/slave split
2012-02-24 Andreas HanssonRuby: Simplify tester ports by not using SimpleTimingPort
2012-02-24 Andreas HanssonMEM: Move all read/write blob functions from Port to...
2012-02-24 Andreas HanssonMEM: Make port proxies use references rather than pointers
2012-02-24 Andreas HanssonMEM: Move port creation to the memory object(s) constru...
2012-02-24 Andreas HanssonCPU: Round-two unifying instr/data CPU ports across...
2012-02-24 Andreas HanssonMEM: Fatal when no port can be found for an address
2012-02-20 Steve ReinhardtSimObject: make get_config_as_dict() tolerate undefined...
2012-02-14 Andreas HanssonMEM: Fix residual bus ports and make them master/slave
2012-02-14 Andreas HanssonScript: Fix the scripts that use the num_cpus cache...
2012-02-14 Andreas HanssonMEM: Fix master/slave ports in Ruby and non-regression...
2012-02-13 Ali Saidibp: fix up stats for changes to branch predictor
2012-02-13 Mrinmoy GhoshBPred: Fix RAS to handle predicated call/return instruc...
2012-02-13 Mrinmoy GhoshBP: Fix several Branch Predictor issues.
2012-02-13 Andreas HanssonMEM: Explicit ports and Python binding on CopyEngine
2012-02-13 Andreas HanssonMEM: Pass the ports from Python to C++ using the Swig...
2012-02-13 Andreas HanssonMEM: Introduce the master/slave port roles in the Pytho...
2012-02-13 Ali Saiditests: fix diff-out script for op/inst stat changes.
2012-02-13 Gabe BlackX86: open flags: Another patch from Vince Weaver
2012-02-12 Ali Saidiconfigs: fix minor config bugs posted on the mailing...
2012-02-12 Ali Saidistats: update stats for insts/ops and master id changes
2012-02-12 Anthony Gutierrezcpu: add separate stats for insts/ops both globally...
2012-02-12 Dam Sunwoomem: fix cache stats to use request ids correctly
2012-02-12 Ali Saidimem: Add a master ID to each request object.
2012-02-12 Mrinmoy Ghoshprefetcher: Make prefetcher a sim object instead of...
2012-02-12 Nilay VaishRegressions: Update stats due to change in MESI protocol
next