projects / microwatt.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
microwatt.git
2020-08-05 Paul Mackerrasmultiplier: Generalize interface to the multiplier commit | commitdiff | tree
2020-07-22 Michael NeulingMerge pull request #233 from paulusmack/master commit | commitdiff | tree
2020-07-20 Paul Mackerrasloadstore1: Better expression for store data formatting commit | commitdiff | tree
2020-07-20 Paul Mackerrasloadstore1: Further tweaks to improve synthesis with... commit | commitdiff | tree
2020-07-20 Paul Mackerrasdcache: Ease timing on wishbone data and byte selects commit | commitdiff | tree
2020-07-20 Paul Mackerrasdecode1: Fix formatting commit | commitdiff | tree
2020-07-20 Paul Mackerrasloadstore1: Separate address calculation for MMU to... commit | commitdiff | tree
2020-07-20 Paul Mackerrasloadstore1: Generate busy signal earlier commit | commitdiff | tree
2020-07-20 Paul Mackerrasdcache: Output separate done-without-error and error... commit | commitdiff | tree
2020-07-20 Paul Mackerrasdcache: Ease timing on calculation of acks remaining commit | commitdiff | tree
2020-07-20 Paul Mackerrasdcache: Improve timing of valid/done outputs commit | commitdiff | tree
2020-07-14 Paul Mackerrascore: Don't generate logic for log data when LOG_LENGTH = 0 commit | commitdiff | tree
2020-07-14 Paul Mackerrascountzero: Faster algorithm for count leading/trailing... commit | commitdiff | tree
2020-07-14 Paul MackerrasMMU: Improve timing of done signal back to loadstore1 commit | commitdiff | tree
2020-07-14 Paul Mackerrasdcache: Remove dependency of r1.wb.adr/dat/sel on... commit | commitdiff | tree
2020-07-14 Paul Mackerrasdcache: Update TLB PLRU one cycle later commit | commitdiff | tree
2020-07-14 Paul Mackerrasloadstore1: Eliminate two_dwords variable commit | commitdiff | tree
2020-07-14 Paul Mackerrasexecute1: Ease timing on redirect_nia commit | commitdiff | tree
2020-07-14 Paul Mackerrasdcache: Do PLRU update one cycle later commit | commitdiff | tree
2020-07-14 Paul Mackerrasicache: Do PLRU update one cycle later commit | commitdiff | tree
2020-07-14 Michael NeulingMerge pull request #232 from gromero/for-anton commit | commitdiff | tree
2020-07-13 Gustavo RomeroEnhance hello_world commit | commitdiff | tree
2020-07-09 Michael NeulingMerge pull request #228 from ozbenh/misc commit | commitdiff | tree
2020-07-09 Michael NeulingMerge pull request #222 from iamjpn/master commit | commitdiff | tree
2020-07-08 Jordan Niethetests: Add tests for the PVR commit | commitdiff | tree
2020-07-08 Benjamin Herrenschmidtcorefile/nexys_video: Parameter fixes commit | commitdiff | tree
2020-07-08 Benjamin Herrenschmidtfpga: nexys-video: Wire up core_alt_reset commit | commitdiff | tree
2020-07-08 Benjamin Herrenschmidtnexys_video: Fix nexys-video build commit | commitdiff | tree
2020-07-08 Benjamin Herrenschmidtspi: Send dummy clocks at boot commit | commitdiff | tree
2020-07-08 Paul MackerrasMerge pull request #223 from mikey/ecp5 commit | commitdiff | tree
2020-07-07 Michael NeulingCreate github artifacts for ECP5 devices commit | commitdiff | tree
2020-07-07 Michael NeulingAdd PLL for ECP5 device commit | commitdiff | tree
2020-07-07 Anton BlanchardMerge pull request #220 from mikey/ghdl-makefile commit | commitdiff | tree
2020-07-07 Anton BlanchardMerge pull request #209 from mikey/yosys commit | commitdiff | tree
2020-07-07 Jordan Niethecore: Implement PVR register commit | commitdiff | tree
2020-07-04 Michael NeulingUse $(GHDL) rather than ghdl in Makefile commit | commitdiff | tree
2020-07-02 Michael NeulingAdd yosys/nextpnr ecp5 and verilog build to CI commit | commitdiff | tree
2020-07-02 Michael NeulingAdd FPGA_TARGET=ECP5-EVN make option for synthesis... commit | commitdiff | tree
2020-07-02 Michael NeulingAdd SYNTH_ECP5_FLAGS option for building commit | commitdiff | tree
2020-07-02 Michael NeulingAdd ram file to synthesis build dependencies commit | commitdiff | tree
2020-07-02 Michael NeulingAdd uart16550 files to yosys/nextpnr build commit | commitdiff | tree
2020-07-02 Michael NeulingAdd uart16550 files from fusesoc commit | commitdiff | tree
2020-07-02 Michael NeulingBuild to tmp file so nextpnr errors don't confuse make commit | commitdiff | tree
2020-07-02 Michael NeulingFix building with yosys/nextpnr commit | commitdiff | tree
2020-07-02 Michael NeulingAdd yosys builds files to gitignore commit | commitdiff | tree
2020-07-02 Michael NeulingSend line feed if we get a carriage return in hello... commit | commitdiff | tree
2020-06-30 Michael NeulingMerge pull request #216 from paulusmack/cfar commit | commitdiff | tree
2020-06-30 Paul MackerrasMerge pull request #206 from Jbalkind/icachecleanup commit | commitdiff | tree
2020-06-29 Paul Mackerrasexecute1: Do forwarding of the CR result to the next... commit | commitdiff | tree
2020-06-29 Paul Mackerrasexecute1: Add latch to redirect path commit | commitdiff | tree
2020-06-29 Paul Mackerraslogical: Only do output inversion for OP_AND, OP_OR... commit | commitdiff | tree
2020-06-29 Paul Mackerrascore: Implement CFAR register commit | commitdiff | tree
2020-06-29 Michael NeulingMerge pull request #213 from ozbenh/uart16550 commit | commitdiff | tree
2020-06-29 Michael NeulingMerge pull request #212 from ozbenh/liteeth commit | commitdiff | tree
2020-06-29 Michael NeulingMerge pull request #214 from shingarov/fix-ld-target commit | commitdiff | tree
2020-06-26 Boris ShingarovFix ld error in elf maketarget commit | commitdiff | tree
2020-06-25 Benjamin Herrenschmidttests: Add updated micropython build with 16550 support commit | commitdiff | tree
2020-06-25 Benjamin Herrenschmidtsim_console: Fix polling to check for POLLIN commit | commitdiff | tree
2020-06-25 Benjamin Herrenschmidtuart: Make 16550 the default commit | commitdiff | tree
2020-06-23 Benjamin Herrenschmidtsyscon: Add flag to indicate the timebase frequency commit | commitdiff | tree
2020-06-23 Benjamin Herrenschmidtconsole: Add support for the 16550 UART commit | commitdiff | tree
2020-06-23 Benjamin Herrenschmidtuart: Add a simulation model for the 16550 compatible... commit | commitdiff | tree
2020-06-23 Benjamin Herrenschmidtuart: Rename sim_uart.vhdl to sim_pp_uart.vhdl commit | commitdiff | tree
2020-06-23 Benjamin Herrenschmidtconsole: Cleanup console API commit | commitdiff | tree
2020-06-23 Benjamin Herrenschmidtuart: Import and hook up opencore 16550 compatible... commit | commitdiff | tree
2020-06-23 Benjamin Herrenschmidtex1: Add SPR_TBU support commit | commitdiff | tree
2020-06-23 Benjamin Herrenschmidtliteeth: Hook up LiteX LiteEth ethernet controller commit | commitdiff | tree
2020-06-23 Michael NeulingMerge pull request #211 from shenki/spi-constraint commit | commitdiff | tree
2020-06-23 Joel Stanleyspi: Fix dat_i_l constraints commit | commitdiff | tree
2020-06-23 Michael NeulingMerge pull request #210 from ozbenh/xics commit | commitdiff | tree
2020-06-22 Benjamin Herrenschmidtxics: Add support for reduced priority field size commit | commitdiff | tree
2020-06-19 Benjamin Herrenschmidtxics: Add simple ICS commit | commitdiff | tree
2020-06-19 Benjamin Herrenschmidtxics/icp: MFRR starts at 0xff not 0x00 commit | commitdiff | tree
2020-06-19 Benjamin Herrenschmidttests/xics: Ensure no compiler optimisations in delay() commit | commitdiff | tree
2020-06-19 Benjamin Herrenschmidtxics: ICP should be big endian ! commit | commitdiff | tree
2020-06-19 Benjamin Herrenschmidttests: Fix Makefile.test to not allow host includes commit | commitdiff | tree
2020-06-19 Michael NeulingMerge pull request #208 from paulusmack/faster commit | commitdiff | tree
2020-06-17 Paul MackerrasMerge pull request #207 from ozbenh/misc commit | commitdiff | tree
2020-06-16 Paul Mackerrasfpga: Add a xilinx_specific fileset to microwatt.core commit | commitdiff | tree
2020-06-16 Paul MackerrasMake LOG_LENGTH configurable per FPGA variant commit | commitdiff | tree
2020-06-15 Paul Mackerrasexecute1: Reduce width of the result mux to help timing commit | commitdiff | tree
2020-06-15 Paul Mackerrascore: Implement a simple branch predictor commit | commitdiff | tree
2020-06-15 Paul Mackerrasdecode1: Improve timing for slow SPR decode path commit | commitdiff | tree
2020-06-14 Paul Mackerrasdecode1: Add a stash buffer to the output commit | commitdiff | tree
2020-06-14 Benjamin Herrenschmidtsoc: Slight cleanup of IRQ assignments commit | commitdiff | tree
2020-06-14 Benjamin Herrenschmidtsoc: Rename uart_dat8 to uart0_dat8 commit | commitdiff | tree
2020-06-14 Benjamin Herrenschmidtsoc: Rename wb_dram_ctrl to wb_ext_io and rework decoding commit | commitdiff | tree
2020-06-13 Jonathan BalkindMinor refactor of icache to make less dependent on... commit | commitdiff | tree
2020-06-13 Paul Mackerrasdcache: Reduce back-to-back store latency from 3 cycles... commit | commitdiff | tree
2020-06-13 Benjamin Herrenschmidtsoc: Don't require dram wishbones signals to be wired... commit | commitdiff | tree
2020-06-13 Benjamin Herrenschmidtsoc: Add defaults for some input signals commit | commitdiff | tree
2020-06-13 Benjamin Herrenschmidtsoc: Remove unused RESET_LOW generic commit | commitdiff | tree
2020-06-13 Paul Mackerrasmmu: Take an extra cycle to do TLB invalidations commit | commitdiff | tree
2020-06-13 Paul Mackerrasdcache: Reduce latencies and improve timing commit | commitdiff | tree
2020-06-13 Paul Mackerrasdecode: Work out ispr1/ispr2 in parallel with decode... commit | commitdiff | tree
2020-06-13 Paul Mackerrasloadstore1: Reduce busy cycles commit | commitdiff | tree
2020-06-13 Paul Mackerrasloadstore1: Complete mfspr/mtspr a cycle later commit | commitdiff | tree
2020-06-13 Paul Mackerrascore: Use a busy signal rather than a stall commit | commitdiff | tree
2020-06-13 Paul Mackerrasicache: Improve latencies when reloading cache lines commit | commitdiff | tree
2020-06-13 Paul Mackerrasmultiply: Use DSP48 slices for multiplication on Xilinx... commit | commitdiff | tree
next