projects / nmigen.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
nmigen.git
2019-08-30 whitequarkvendor.lattice_ecp5: drive GSR synchronous to user... commit | commitdiff | tree
2019-08-30 whitequarkbuild.dsl: allow both str and int resource attributes. commit | commitdiff | tree
2019-08-28 Emilytest.tools: use _toolchain.get_tool. commit | commitdiff | tree
2019-08-28 whitequark_toolchain: new module, for injecting dependencies... commit | commitdiff | tree
2019-08-26 whitequarkback.verilog: bump Yosys version requirement to 0.9. commit | commitdiff | tree
2019-08-25 whitequarkvendor.lattice_ecp5: revert default toolchain to Trellis. commit | commitdiff | tree
2019-08-23 whitequarkback.pysim: implement sim.add_clock(if_exists=True). commit | commitdiff | tree
2019-08-23 whitequarkback.pysim: don't crash when trying to drive a nonexist... commit | commitdiff | tree
2019-08-23 whitequarkbuild.run: add BuildPlan.digest(), useful for caching. commit | commitdiff | tree
2019-08-22 whitequarkvendor.lattice_ecp5: add Diamond support. commit | commitdiff | tree
2019-08-22 whitequarkvendor: eliminate unnecessary LUT instantiation. commit | commitdiff | tree
2019-08-22 Reto Kramerexamples/basic/uart: document `divisor` parameter. commit | commitdiff | tree
2019-08-22 whitequarkback.rtlil: print real parameters with maximum precision. commit | commitdiff | tree
2019-08-22 Darrell Harmonback.rtlil: add support for real (float) parameters... commit | commitdiff | tree
2019-08-21 Darrell Harmonvendor.xilinx_series7: use STARTUPE2, not STARTUPE3. commit | commitdiff | tree
2019-08-21 whitequarkvendor.lattice_ice40: remove `--placer heap` default... commit | commitdiff | tree
2019-08-21 whitequarkvendor: style. NFC. commit | commitdiff | tree
2019-08-21 whitequarkbuild.plat: remove TemplatedPlatform.unix_interpreter. commit | commitdiff | tree
2019-08-21 whitequarkback.pysim: allow coroutines as processes. commit | commitdiff | tree
2019-08-20 William D.... test.test_examples: Convert pathlib-specific class... commit | commitdiff | tree
2019-08-19 whitequarkback.verilog: parse output of `yosys -V`. commit | commitdiff | tree
2019-08-19 whitequarkFix nmigen.__version__ to work on git-archive artifacts. commit | commitdiff | tree
2019-08-19 whitequarkbuild.plat, hdl.ir: coordinate missing domain creation. commit | commitdiff | tree
2019-08-19 whitequarkvendor.lattice_ice40: use a local clock domain in creat... commit | commitdiff | tree
2019-08-19 whitequarklib.cdc: use a local clock domain in ResetSynchronizer. commit | commitdiff | tree
2019-08-19 whitequarkREADME: fix typos. commit | commitdiff | tree
2019-08-19 whitequarkhdl.cd: implement local clock domains. commit | commitdiff | tree
2019-08-19 whitequarkback.pysim: index domains by identity, not by name. commit | commitdiff | tree
2019-08-19 whitequarkhdl.xfrm: lower resets in DomainLowerer as well. commit | commitdiff | tree
2019-08-19 whitequarkhdl.xfrm: consider fragment's own domains in DomainLowerer. commit | commitdiff | tree
2019-08-19 whitequarkformal→asserts commit | commitdiff | tree
2019-08-19 whitequarktracer: fix typo. commit | commitdiff | tree
2019-08-19 whitequarkbuild.plat: do not prepare fragments twice. commit | commitdiff | tree
2019-08-19 whitequarkback.{rtlil,verilog}: split convert_fragment() off... commit | commitdiff | tree
2019-08-18 Robin Heinemannbuild.dsl: add conn argument to Connector. commit | commitdiff | tree
2019-08-18 whitequarkcompat.fhdl.decorators: avoid using deprecated NativeCE... commit | commitdiff | tree
2019-08-18 whitequarkhdl.xfrm: make deprecated CEInserter more well-behaved. commit | commitdiff | tree
2019-08-15 whitequarkhdl.ast: implement Initial. commit | commitdiff | tree
2019-08-15 whitequarkhdl.xfrm: sample cache should be per-fragment. commit | commitdiff | tree
2019-08-12 whitequarkhdl.xfrm: CEInserter→EnableInserter. commit | commitdiff | tree
2019-08-08 whitequarkhdl.ast: hash-cons ValueKey. commit | commitdiff | tree
2019-08-08 whitequarktracer: use sys._getframe directly. commit | commitdiff | tree
2019-08-08 whitequarkcompat.fhdl.decorators: port from oMigen. commit | commitdiff | tree
2019-08-08 whitequarkcompat.fhdl.module: fix finalization of transformed... commit | commitdiff | tree
2019-08-07 whitequarkvendor.lattice_ice40: add iCE5LP2K support. commit | commitdiff | tree
2019-08-07 whitequarkvendor.lattice_ice40: add iCE40UP3K support. commit | commitdiff | tree
2019-08-07 whitequarkvendor.lattice_ice40: add iCE5LP1K support. commit | commitdiff | tree
2019-08-04 whitequarkvendor.xilinx_{spartan_3_6,7series}: reconsider default... commit | commitdiff | tree
2019-08-04 whitequarkvendor.xilinx_spartan_3_6: reconsider bitgen defaults. commit | commitdiff | tree
2019-08-04 whitequarkvendor.xilinx_spartan_3_6: set bitgen defaults to ... commit | commitdiff | tree
2019-08-04 whitequarkvendor.xilinx_spartan_3_6: always use -w for map/par... commit | commitdiff | tree
2019-08-04 whitequarkvendor.xilinx_spartan_3_6: do not use retiming by default. commit | commitdiff | tree
2019-08-04 whitequarkvendor.xilinx_spartan_3_6: force use of bash on UNIX. commit | commitdiff | tree
2019-08-04 whitequarkbuild.plat: allow selecting a specific UNIX shell inter... commit | commitdiff | tree
2019-08-04 whitequarkvendor.lattice_ice40: avoid routing conflicts with... commit | commitdiff | tree
2019-08-04 whitequarkback.rtlil: use a dummy wire, not 'x, when assigning... commit | commitdiff | tree
2019-08-03 whitequarkback.rtlil: actually match shape of left hand side. commit | commitdiff | tree
2019-08-03 whitequarkvendor.lattice_ice40: add missing signal indexing. commit | commitdiff | tree
2019-08-03 whitequarkbuild.run: use keyword-only arguments where appropriate. commit | commitdiff | tree
2019-08-03 whitequarkcompat.fhdl.specials: track changes in build.plat. commit | commitdiff | tree
2019-08-03 whitequarkhdl.dsl: reword m.If(~True) warning to be more clear. commit | commitdiff | tree
2019-08-03 whitequarkbuild.plat,vendor: automatically create sync domain... commit | commitdiff | tree
2019-08-03 whitequarkhdl.ir: allow adding more than one domain in missing... commit | commitdiff | tree
2019-08-03 whitequarkhdl.ir: don't expose as ports missing domains added... commit | commitdiff | tree
2019-08-03 whitequarkbuild.plat: add default_rst, to be used with default_clk. commit | commitdiff | tree
2019-08-03 whitequarkbuild.plat: add default_clk{,_constraint,_frequency}. commit | commitdiff | tree
2019-08-03 whitequarkhdl.ir: allow returning elaboratables from missing... commit | commitdiff | tree
2019-08-03 whitequarkhdl.ir: raise DomainError if a domain is used but not... commit | commitdiff | tree
2019-08-03 whitequarkhdl.ir: call back from Fragment.prepare if a clock... commit | commitdiff | tree
2019-08-03 whitequarkhdl.dsl: warn on suspicious statements like `m.If(... commit | commitdiff | tree
2019-08-03 whitequarkImprove test added in 29fee01f to not leak warnings. commit | commitdiff | tree
2019-08-03 whitequarkback.rtlil: fix sim-synth mismatch with assigns followi... commit | commitdiff | tree
2019-08-03 whitequarkhdl.ast: fix typo. commit | commitdiff | tree
2019-08-03 whitequarkhdl.ast: deprecate Value.part, add Value.{bit,word... commit | commitdiff | tree
2019-08-03 whitequarkhdl.ast, back.rtlil: add source locations to anonymous... commit | commitdiff | tree
2019-08-03 whitequarkhdl.ir: warn if .elaborate() returns None. commit | commitdiff | tree
2019-07-31 whitequarkhdl.xfrm: handle mem.{Read,Write}Port in CEInserter. commit | commitdiff | tree
2019-07-21 N. Engelhardtvendor: don't emit duplicate iobuf submodule names. commit | commitdiff | tree
2019-07-19 N. Engelhardthdl.dsl: add getters to m.submodules. commit | commitdiff | tree
2019-07-15 Alain Péteutlib.fifo: fix typo. commit | commitdiff | tree
2019-07-14 Staf VerhaegenPin: Add extra hierarchy level for name derivation commit | commitdiff | tree
2019-07-14 William D.... build.run: Ensure batch script returns proper error... commit | commitdiff | tree
2019-07-12 whitequarkback.pysim: correctly add gtkwave traces for signals... commit | commitdiff | tree
2019-07-10 William D.... build.dsl: Add optional name_suffix to Resource.family. commit | commitdiff | tree
2019-07-10 whitequarkback.pysim: avoid malformed VCD files when a decoder... commit | commitdiff | tree
2019-07-10 whitequarkhdl.ir: make UnusedElaboratable a real warning. commit | commitdiff | tree
2019-07-09 whitequarkback.rtlil: add decodings to cases when switching on... commit | commitdiff | tree
2019-07-09 whitequarkback.verilog: run proc_prune for much cleaner output. commit | commitdiff | tree
2019-07-09 whitequarkhdl.{ast,dsl},back.rtlil: track source locations for... commit | commitdiff | tree
2019-07-09 Jacob Lifshaytracer: add PyPy support to get_var_name(). commit | commitdiff | tree
2019-07-09 whitequarkbuild.dsl: add Resource.family abstraction. commit | commitdiff | tree
2019-07-08 whitequarkbuild.{dsl,res}: allow platform-dependent attributes... commit | commitdiff | tree
2019-07-08 whitequarkhdl.rec: respect modifications to signals in Record... commit | commitdiff | tree
2019-07-08 whitequarkback.rtlil: don't name-prefix signals connected to... commit | commitdiff | tree
2019-07-08 whitequarkbuild.{dsl,res}: allow removing attributes from subsignals. commit | commitdiff | tree
2019-07-08 whitequarkbuild.dsl: allow assertions on subsignal widths. commit | commitdiff | tree
2019-07-08 whitequarkhdl.{ast,cd,dsl,xfrm}: reject inappropriately used... commit | commitdiff | tree
2019-07-08 whitequarktest: fix Travis. commit | commitdiff | tree
2019-07-08 whitequarktest: generate examples to verilog as part of unit... commit | commitdiff | tree
2019-07-08 whitequarkexamples/basic/ctr_ce: fix outdated syntax. commit | commitdiff | tree
next