projects
/
nmigen.git
/ shortlog
commit
grep
author
committer
pickaxe
?
search:
re
summary
| shortlog |
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅ next
nmigen.git
2018-12-13
whitequark
compat.genlib.fsm: import/wrap Migen code.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.ir: a subfragment's input that we don't drive...
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl, back: trace and emit source locations of values.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
back.rtlil: never give subfragment cells names starting...
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.ir: don't crash propagataing ports in empty fragments.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.ir: implement clock domain propagation.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.ir: remove iter_domains().
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl: cd_name→domain.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.cd: add tests.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.xfrm: implement DomainRenamer.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.xfrm: add test for ControlInserter with subfragments.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.xfrm: add tests for ResetInserter, CEInserter.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.ir: add tests for port propagation.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
Set up Travis CI.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
Add LICENSE.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
setup: check Python version.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.dsl: add tests for lowering. 99% branch coverage.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.cd: rename ClockDomain.{reset→rst}.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.dsl: add tests for submodules.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.dsl: use less error-prone Switch/Case two-level...
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.dsl: add tests for d.comb/d.sync, If/Elif/Else.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.ast: fix Switch._?hs_signals() for switch without...
commit
|
commitdiff
|
tree
2018-12-13
whitequark
back.verilog: detect undriven public wires using Yosys.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
back.rtlil: fix swapped operands in sync assign.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
back.rtlil: explain logic for CD reset insertion.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
back.rtlil: explicitly set the top module.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.ir: explain how port enumeration works.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
back.rtlil: explain how RTLIL conversion works.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.ir: make sure clocks and resets of used CDs appear...
commit
|
commitdiff
|
tree
2018-12-13
whitequark
back.rtlil: give clocks and resets nicer names.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
compat.fhdl.module: implement finalization.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
back.rtlil: match shape of $mux ports A/B/Y.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
tracer: add support for Python 3.7.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.ast: bits_sign→shape.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
fhdl.ast: add tests for most logic.
commit
|
commitdiff
|
tree
2018-12-13
whitequark
Measure test coverage.
commit
|
commitdiff
|
tree
2018-12-12
whitequark
compat.fhdl.{module,structure}: import/wrap Migen code...
commit
|
commitdiff
|
tree
2018-12-12
whitequark
compat.fhdl.bitcontainer: import/wrap Migen code.
commit
|
commitdiff
|
tree
2018-12-12
whitequark
fhdl.ast.Signal: implement .like().
commit
|
commitdiff
|
tree
2018-12-12
whitequark
fhdl.ir: fix port threading code.
commit
|
commitdiff
|
tree
2018-12-12
whitequark
fhdl.dsl: comb/sync/sync.pix→d.comb/d.sync/d.pix.
commit
|
commitdiff
|
tree
2018-12-12
whitequark
fhdl.ast.Signal: fix typo.
commit
|
commitdiff
|
tree
2018-12-12
whitequark
fhdl.ast.Signal: implement attrs field.
commit
|
commitdiff
|
tree
2018-12-12
whitequark
genlib.cdc.MultiReg: self.regs should be a private...
commit
|
commitdiff
|
tree
2018-12-12
whitequark
fhdl.ast.Signal: implement width derivation from min...
commit
|
commitdiff
|
tree
2018-12-12
whitequark
genlib.cdc.MultiReg: pull in from Migen.
commit
|
commitdiff
|
tree
2018-12-12
whitequark
fhdl.ast.Signal: implement reset_less signals.
commit
|
commitdiff
|
tree
2018-12-12
whitequark
fhdl.ast.Signal: assign an internal name if tracer...
commit
|
commitdiff
|
tree
2018-12-12
whitequark
fhdl.dsl: allow f.sync["dom"] as a synonym of f.sync...
commit
|
commitdiff
|
tree
2018-12-12
whitequark
ClockDomain.{rst→reset}, for consistency with ResetInse...
commit
|
commitdiff
|
tree
2018-12-12
whitequark
Initial commit.
commit
|
commitdiff
|
tree