gem5.git
2017-11-22 Gabe Blacksparc: Pull most of the Nop format out of the ISA descr...
2017-11-22 Gabe Blacksparc: Pull more StaticInst base classes out of the...
2017-11-22 Gabe Blacksparc: Pull flat static instruction classes out of...
2017-11-21 Jose Marinhoarch-arm: ArmPMU refactor
2017-11-21 Jose Marinhoarch-arm: Do not increment PMU cycle event in WFI/WFE
2017-11-21 Jose Marinhocpu, cpu, sim: move Cycle probe update
2017-11-21 Austin Harrissim: Fix need to save address space info during seriali...
2017-11-21 Giacomo Travagliniscons: Build error introduced by site_tools/default.py
2017-11-21 Giacomo Travagliniarch-arm: Fix MCR/MRC disassemble
2017-11-21 Giacomo Travagliniarch-arm: Fix MSR/MRS disassemble
2017-11-21 Nikos Nikoleriscpu-o3: Prevent cpu from suspending if it is already...
2017-11-20 Jose Marinhoarch-arm: Ensure counters keep events on checkpoint...
2017-11-20 Jose Marinhocpu: Make automatic transition to OFF optional
2017-11-20 Anouk Van Laerpwr: Adds logic to enter power gating for the cpu model
2017-11-20 Gabe Blacksparc: Pull StaticInst base classes out of the ISA...
2017-11-20 Gabe Blackdev: Fix the SPARC and X86 platform devices.
2017-11-19 Gabe Blacktests: Fix compilation of cprinftest.
2017-11-17 Geoffrey Blakesim: Implement load_addr_mask auto-calculation
2017-11-16 Jose Marinhosystem-arm: change system/arm/aarch64_bootloader/boot...
2017-11-16 Tiago Mucksim: ScopedMigration does nothing if both eqs are the...
2017-11-16 Radhika Jagtaputil: Add script to plot DRAM low power sweep
2017-11-16 Radhika Jagtaptests: Add tests for DRAM low power modes
2017-11-16 Radhika Jagtapconfig: Add low power sweep for DRAM
2017-11-16 Radhika Jagtapext, mem: Pull DRAMPower SHA 90d6290 and rebase
2017-11-16 David Guillen... pwr: Enable multiple power models per component
2017-11-16 Sean McGooganarch, arm: Print value being ignored on DummyISA write
2017-11-16 Tiago Mucksim: Clocked object debug message updated for clarity
2017-11-16 Andreas Sandbergsim: Add an option to load additional kernel objects
2017-11-15 Giacomo Travagliniarch-arm: Dsb instruction shouldn't flush the pipeline
2017-11-15 Giacomo Travagliniarch-arm: Writes to DCCMVAC shouldn't flush pipeline
2017-11-15 Giacomo Travagliniarch-arm: Removing FlushPipe fault, using SquashAfter
2017-11-15 Giacomo Travagliniarm: Add support for armv8 CRC32 instructions
2017-11-14 Andreas Sandbergutil: Remove support for hg patches in patch creation...
2017-11-14 Andreas Sandbergutil: Optionally search entire history when listing...
2017-11-14 Radhika Jagtapcpu, probe: Fix elastic trace register dependency
2017-11-13 Gabe Blackconfig: Fix the "script" SysPath functor.
2017-11-13 Gabe Blackconfig: Add an Energy param type.
2017-11-13 Gabe Blackconfig: Export the "Current" param type from m5.params.
2017-11-13 Gabe Blackutil: Add a "toEnergy" function to the convert module.
2017-11-13 Gabe Blackconfig: Simplify the definitions of the Voltage and...
2017-11-13 Giacomo Travagliniarch-arm: Interface for the ArmStaticInst intWidth...
2017-11-13 Giacomo Travagliniarch-arm: Corrected encoding for T32 HVC instruction
2017-11-13 Gabe Blackutil: Simplify/consolidate the python conversion module.
2017-11-10 Gabe Blackscons: Move Transform and termcap functionality into...
2017-11-10 Gabe Blackscons: Move python path management out of the SConstruct.
2017-11-10 Gabe Blackscons: Pull style hook management out of the main SCons...
2017-11-10 Gabe Blackscons: Override the "default" tool to set up the defaul...
2017-11-10 Gabe Blackscons: Move scons and python version checking into...
2017-11-09 Nikos Nikolerismem: Align the snoop behavior in the XBar for atomic...
2017-11-09 Nikos Nikolerisarch-arm: Allow dc ivac from EL0 when SCTLR_EL1.UCI=1
2017-11-08 Andreas Sandbergdev: Move generic serial devices to src/dev/serial
2017-11-08 Andreas Sandbergdev: Add a dummy serial device
2017-11-08 Andreas Sandbergdev: Refactor UART->Terminal interface
2017-11-07 Gabe Blackalpha,arm,mips,power,riscv,sparc,x86: Merge exec decl...
2017-11-06 Alec Roelkesim-se: Add prlimit system call
2017-11-02 Gabe Blackalpha,arm,mips,power,riscv,sparc,x86,isa: De-specialize...
2017-10-31 Gabe Blackconfig: Rework the SysPaths functions into functors.
2017-10-31 Giacomo Travaglinidev: Using Configurable image writer in HDLcd
2017-10-31 Giacomo Travaglinivnc: Default image writer type set to Auto
2017-10-31 Giacomo Travaglinibase: Introducing utility for writing raw data in png...
2017-10-31 Gabe Blackx86: Fix VEX instruction decoding.
2017-10-30 Gabe Blackbase: Fix forcing loopback only binding for listeners.
2017-10-20 Giacomo Travagliniarch-arm: RBIT instruction using mirroring func
2017-10-20 Giacomo Travaglinibase: Function for mirroring bits in variable length...
2017-10-20 Giacomo Travaglinibase: Defining make_unique for C++11
2017-10-19 Jason Lowe... cpu-o3: Add M5_VAR_USED to variable
2017-10-19 Gabe Blackscons: Fix the regression tests.
2017-10-17 Gabe Blackscons: Stop generating inc.d in the isa parser.
2017-10-17 Boris Shingarovarch-arm: Fix inverted 32/64-bit check in GDB
2017-10-17 Andreas Sandbergutil: Filter out the For-Upstream commit message tag
2017-10-13 Nikos Nikolerisarch-arm: Signal an event when executing store exclusives
2017-10-13 Nikos Nikolerismem: Signal the local monitor when clearing the global...
2017-10-13 Nikos Nikoleriscpu-o3: Check predication before the SQ size for a...
2017-10-13 Nikos Nikoleriscpu-o3: Avoid early checker verification for store...
2017-10-05 Curtis Dunhamtests: Fix path for module imports in ARM system config...
2017-10-05 Gabe Blackmisc: Add util/packet_pb2.py to .gitignore.
2017-10-05 Gabe Blackmisc: Use a Makefile to ensure util/packet_pb2.py is...
2017-10-05 Gabe Blackmisc: When building packet_pb2.py, don't assume a parti...
2017-10-05 Gabe Blackmisc: Make decode_packet_trace.py print the new master...
2017-10-05 Gabe Blackmisc: Small style fix in _EncodeVarint32.
2017-10-05 Gabe Blackmisc: Rename the (De|En)codeVarint function _(De|En...
2017-10-05 Gabe Blackmisc: Fix the indentation in DecodeVarint in util/proto...
2017-10-04 Matthias Jungtlm: Elastic Trace Example with L2 Cache Added
2017-09-28 Rico Amslingersim-se: Fix mremap for downward growing mmap regions
2017-09-27 Bjoern A. Zeebarch-x86: fix CondInst decoding for MOV to Control...
2017-09-27 Bjoern A. Zeebarch: change panic for Vector traceData to warn_once
2017-09-27 Bjoern A. Zeebsim: make compile on FreeBSD prior to 11
2017-09-26 Gabe Blackutil: Make dot_writer ignore NULL simobjects.
2017-09-26 Gabe Blackdev: Make the IDE controller handle NULL simobject...
2017-09-26 Gabe Blacksim: Add a get_config_as_dict to the NullSimObject...
2017-09-26 Gabe Blacksim: Don't add the NULL SimObject as a child of other...
2017-09-26 Gabe Blackmisc: Make the m5 utilities writefile command accept...
2017-09-26 Gabe Blacksim: Give the NullSimObject singleton a _name.
2017-09-26 Gabe Blacksim: Add a NullSimObject.descendants function.
2017-09-26 Gabe Blacksim: Add a clear_parent function to NullSimObject.
2017-09-26 Gabe Blacksim: Check the SimObjectVector.has_parent function...
2017-09-26 Gabe Blacksim: Only consider non-NULL elements in SimObjectVector...
2017-09-26 Gabe Blacksim: Add a set_parent to NullSimObject which does nothing.
2017-09-25 Gabe Blackmem: Fill the new packet ID fields with master IDs...
2017-09-25 Gabe Blackmem: Add a "map" of packet IDs to strings in probe...
next