projects
/
yosys.git
/ shortlog
commit
grep
author
committer
pickaxe
?
search:
re
summary
| shortlog |
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
yosys.git
2014-08-21
Clifford Wolf
Added support for DPI function with different names...
commit
|
commitdiff
|
tree
2014-08-21
Clifford Wolf
Added AstNode::asInt()
commit
|
commitdiff
|
tree
2014-08-21
Clifford Wolf
Fixed memory leak in DPI function calls
commit
|
commitdiff
|
tree
2014-08-21
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
commit
|
commitdiff
|
tree
2014-08-21
Clifford Wolf
Added Verilog/AST support for DPI functions (dpi_call...
commit
|
commitdiff
|
tree
2014-08-21
Clifford Wolf
Added support for global tasks and functions
commit
|
commitdiff
|
tree
2014-08-19
Clifford Wolf
Added mod->addGate() methods for new gate types
commit
|
commitdiff
|
tree
2014-08-18
Clifford Wolf
Using "via_celltype" in $mul carry-save-acc implementation
commit
|
commitdiff
|
tree
2014-08-18
Clifford Wolf
Added "via_celltype" attribute on task/func
commit
|
commitdiff
|
tree
2014-08-17
Clifford Wolf
Performance fix for new $__lcu techmap rule
commit
|
commitdiff
|
tree
2014-08-17
Clifford Wolf
Replaced recursive lcu scheme with bk adder
commit
|
commitdiff
|
tree
2014-08-17
Clifford Wolf
Added const folding of AST_CASE to AST simplifier
commit
|
commitdiff
|
tree
2014-08-17
Clifford Wolf
Fixed proc_{self,share}_dirname error handling
commit
|
commitdiff
|
tree
2014-08-17
Clifford Wolf
Makefile fixes
commit
|
commitdiff
|
tree
2014-08-17
Clifford Wolf
Improved AST ProcessGenerator performance
commit
|
commitdiff
|
tree
2014-08-17
Clifford Wolf
Improved sig.remove2() performance
commit
|
commitdiff
|
tree
2014-08-16
Clifford Wolf
Use stackmap<> in AST ProcessGenerator
commit
|
commitdiff
|
tree
2014-08-16
Clifford Wolf
Added stackmap<> container
commit
|
commitdiff
|
tree
2014-08-16
Clifford Wolf
Renamed toposort.h to utils.h
commit
|
commitdiff
|
tree
2014-08-16
Clifford Wolf
Added module->uniquify()
commit
|
commitdiff
|
tree
2014-08-16
Clifford Wolf
Fixed AOI/OAI expr handling in verilog backend
commit
|
commitdiff
|
tree
2014-08-16
Clifford Wolf
Multiply using a carry-save accumulator
commit
|
commitdiff
|
tree
2014-08-16
Clifford Wolf
Added "test_cell -s <seed>"
commit
|
commitdiff
|
tree
2014-08-16
Clifford Wolf
AST ProcessGenerator: replaced subst_*_{from,to} with...
commit
|
commitdiff
|
tree
2014-08-16
Clifford Wolf
Added additional gate types: $_NAND_ $_NOR_ $_XNOR_...
commit
|
commitdiff
|
tree
2014-08-16
Clifford Wolf
Added CellTypes::cell_evaluable()
commit
|
commitdiff
|
tree
2014-08-16
Clifford Wolf
Changes in techmap $__alu interface
commit
|
commitdiff
|
tree
2014-08-16
Clifford Wolf
Added "opt -fast"
commit
|
commitdiff
|
tree
2014-08-16
Clifford Wolf
Added log_spacer()
commit
|
commitdiff
|
tree
2014-08-15
Clifford Wolf
Bugfix in iopadmap
commit
|
commitdiff
|
tree
2014-08-15
Clifford Wolf
Renamed $lut ports to follow A-Y naming scheme
commit
|
commitdiff
|
tree
2014-08-15
Clifford Wolf
Renamed $_INV_ cell type to $_NOT_
commit
|
commitdiff
|
tree
2014-08-15
Clifford Wolf
Removed old doc references to $safe_pmux
commit
|
commitdiff
|
tree
2014-08-15
Clifford Wolf
More idstring sort_by_* helpers and fixed tpl ordering...
commit
|
commitdiff
|
tree
2014-08-15
Clifford Wolf
Added Frontend "+/" filename syntax for files from...
commit
|
commitdiff
|
tree
2014-08-15
Clifford Wolf
document "techmap -map %<design-name>"
commit
|
commitdiff
|
tree
2014-08-14
Clifford Wolf
Fixed bug in "read_verilog -ignore_redef"
commit
|
commitdiff
|
tree
2014-08-14
Clifford Wolf
Added RTLIL::SigSpec::to_sigbit_map()
commit
|
commitdiff
|
tree
2014-08-14
Clifford Wolf
Changed the AST genWidthRTLIL subst interface to use...
commit
|
commitdiff
|
tree
2014-08-14
Clifford Wolf
Added sig.{replace,remove,extract} variants for std...
commit
|
commitdiff
|
tree
2014-08-14
Clifford Wolf
Fixed line numbers when using here-doc macros
commit
|
commitdiff
|
tree
2014-08-14
Clifford Wolf
Fixed handling of task outputs
commit
|
commitdiff
|
tree
2014-08-14
Clifford Wolf
Simplified $__arraymul techmap rule
commit
|
commitdiff
|
tree
2014-08-14
Clifford Wolf
Added module->ports
commit
|
commitdiff
|
tree
2014-08-14
Clifford Wolf
Refactoring of CellType class
commit
|
commitdiff
|
tree
2014-08-14
Clifford Wolf
RIP $safe_pmux
commit
|
commitdiff
|
tree
2014-08-14
Clifford Wolf
Some improvements in FSM mapping and recoding
commit
|
commitdiff
|
tree
2014-08-14
Clifford Wolf
Added "abc -D" for setting delay target
commit
|
commitdiff
|
tree
2014-08-14
Clifford Wolf
Updated ABC to 4935c2b946de
commit
|
commitdiff
|
tree
2014-08-13
Clifford Wolf
Added techmap support for actual lookahead carry unit
commit
|
commitdiff
|
tree
2014-08-13
Clifford Wolf
Preparations for lookahead ALU support in techmap.v
commit
|
commitdiff
|
tree
2014-08-13
Clifford Wolf
Filter ANSI escape sequences from ABC output
commit
|
commitdiff
|
tree
2014-08-13
Clifford Wolf
New interface for $__alu in techmap.v
commit
|
commitdiff
|
tree
2014-08-13
Clifford Wolf
Added support for non-standard """ macro bodies
commit
|
commitdiff
|
tree
2014-08-12
Clifford Wolf
Fixed handling of constant-true branches in proc_clean
commit
|
commitdiff
|
tree
2014-08-12
Clifford Wolf
Added test_verific mode to tests/fsm/generate.py
commit
|
commitdiff
|
tree
2014-08-12
Clifford Wolf
Fixed SigBit(RTLIL::Wire *wire) constructor
commit
|
commitdiff
|
tree
2014-08-12
Clifford Wolf
Fixed building verific bindings
commit
|
commitdiff
|
tree
2014-08-12
Clifford Wolf
Added multi-dim memory test (requires iverilog git...
commit
|
commitdiff
|
tree
2014-08-11
Clifford Wolf
Another build fix by americanrouter (via reddit)
commit
|
commitdiff
|
tree
2014-08-10
Clifford Wolf
Fixed FSM mapping for multiple reset-like signals
commit
|
commitdiff
|
tree
2014-08-09
Clifford Wolf
Fixed "share" for complex scenarios with never-active...
commit
|
commitdiff
|
tree
2014-08-09
Clifford Wolf
Do not share any $reduce_* cells (its complicated and...
commit
|
commitdiff
|
tree
2014-08-09
Clifford Wolf
Some improvements in fsm_opt and fsm_map for FSM with...
commit
|
commitdiff
|
tree
2014-08-08
Clifford Wolf
Improved FSM tests
commit
|
commitdiff
|
tree
2014-08-08
Clifford Wolf
Another fsm_extract bugfix
commit
|
commitdiff
|
tree
2014-08-08
Clifford Wolf
Fixed "fsm -export"
commit
|
commitdiff
|
tree
2014-08-08
Clifford Wolf
Fixed sharing of reduce operator
commit
|
commitdiff
|
tree
2014-08-08
Clifford Wolf
Fixed fsm_extract for wreduced muxes
commit
|
commitdiff
|
tree
2014-08-08
Clifford Wolf
Added FSM test bench
commit
|
commitdiff
|
tree
2014-08-08
Clifford Wolf
Added "sat -prove-skip"
commit
|
commitdiff
|
tree
2014-08-07
Clifford Wolf
Fixed build with gcc-4.6
commit
|
commitdiff
|
tree
2014-08-07
Clifford Wolf
Use "-keepdc" in "miter -equiv -flatten"
commit
|
commitdiff
|
tree
2014-08-07
Clifford Wolf
Also allow "module foobar(input foo, output bar, ....
commit
|
commitdiff
|
tree
2014-08-07
Clifford Wolf
Added adff2dff.v (for techmap -share_map)
commit
|
commitdiff
|
tree
2014-08-06
Clifford Wolf
Added AST_MULTIRANGE (arrays with more than 1 dimension)
commit
|
commitdiff
|
tree
2014-08-06
Clifford Wolf
Various improvements in memory_dff pass
commit
|
commitdiff
|
tree
2014-08-05
Clifford Wolf
Various fixes and improvements in wreduce pass
commit
|
commitdiff
|
tree
2014-08-05
Clifford Wolf
Removed old "constmap" from wreduce code
commit
|
commitdiff
|
tree
2014-08-05
Clifford Wolf
Added support for truncating of wires to wreduce pass
commit
|
commitdiff
|
tree
2014-08-05
Clifford Wolf
Cleanups and improvements in wreduce pass
commit
|
commitdiff
|
tree
2014-08-05
Clifford Wolf
Added mux support to wreduce command
commit
|
commitdiff
|
tree
2014-08-05
Clifford Wolf
Improved scope resolution of local regs in Verilog...
commit
|
commitdiff
|
tree
2014-08-05
Clifford Wolf
Fixed AST handling of variables declared inside a funct...
commit
|
commitdiff
|
tree
2014-08-04
Clifford Wolf
Added "show -signed"
commit
|
commitdiff
|
tree
2014-08-04
Clifford Wolf
Added support for non-standard "module mod_name(.....
commit
|
commitdiff
|
tree
2014-08-04
Clifford Wolf
Added RTLIL::IdString::in(...)
commit
|
commitdiff
|
tree
2014-08-03
Clifford Wolf
Fixed "share" for memory read ports
commit
|
commitdiff
|
tree
2014-08-03
Clifford Wolf
Added "wreduce" to some of the standard test benches
commit
|
commitdiff
|
tree
2014-08-03
Clifford Wolf
Progress in "wreduce" pass
commit
|
commitdiff
|
tree
2014-08-03
Clifford Wolf
Added "wreduce" command (work in progress)
commit
|
commitdiff
|
tree
2014-08-03
Clifford Wolf
Added query() API to ModIndex
commit
|
commitdiff
|
tree
2014-08-03
Clifford Wolf
Added ID() macro for static IdStrings
commit
|
commitdiff
|
tree
2014-08-03
Clifford Wolf
Implemented recursive techmap
commit
|
commitdiff
|
tree
2014-08-03
Clifford Wolf
Fixes in show command (related to new IdString)
commit
|
commitdiff
|
tree
2014-08-02
Clifford Wolf
Implemented simplemap support for "techmap -extern"
commit
|
commitdiff
|
tree
2014-08-02
Clifford Wolf
Fixed a va_list corruption in logv_error()
commit
|
commitdiff
|
tree
2014-08-02
Clifford Wolf
Be more conservative with printing decimal numbers...
commit
|
commitdiff
|
tree
2014-08-02
Clifford Wolf
Improved verilog output for ordinary $mux cells
commit
|
commitdiff
|
tree
2014-08-02
Clifford Wolf
Bugfix in "techmap -extern"
commit
|
commitdiff
|
tree
next