openpower-isa.git
2022-01-05 Dmitry Selyutinsv_binutils: introduce code generator class
2022-01-05 Dmitry Selyutinsv_binutils: use stdin as input stream
2022-01-05 Dmitry Selyutinsv_binutils: introduce helper classes
2022-01-03 Luke Kenneth... copy over msr and rename cia to nia in PowerDecoder2
2021-12-28 Cesar StraussAdd an inorder flag to pspec
2021-12-27 Luke Kenneth... add empty default_mem for running without MMU
2021-12-27 Luke Kenneth... whoops wrong parameter name
2021-12-27 Luke Kenneth... quick attempt to fix test_decoder_gas.py (did not work)
2021-12-27 Mikolaj Wielgusbool() is !!() for integers
2021-12-27 Mikolaj WielgusAdd missing parentheses for explicit operator precedence
2021-12-26 Luke Kenneth... add very basic PowerDecode2 test which at least gets...
2021-12-26 Luke Kenneth... a few extra things discovered needing c syntax not...
2021-12-26 Mikolaj WielgusGive human-readable names to slots, run functions and...
2021-12-25 Mikolaj WielgusPut CRTL CFFI modules in crtl dir
2021-12-25 Dmitry Selyutinsv_binutils: provide small comment on regex
2021-12-25 Dmitry Selyutinsv_binutils: introduce entry dataclass
2021-12-24 Luke Kenneth... clear memory is optional
2021-12-24 Luke Kenneth... whoops forgot to put the copy of the wb_get memory...
2021-12-23 Luke Kenneth... code cleanup / comments
2021-12-23 Luke Kenneth... repeat power decode test to check performance
2021-12-23 Luke Kenneth... bit of a tidyup of crtl:
2021-12-23 Luke Kenneth... add load-store byte-reverse 64-bit unit test
2021-12-23 Mikolaj WielgusAdd CRTL templates
2021-12-23 Mikolaj WielgusGive unique names to CRTL-generated modules
2021-12-23 Mikolaj WielgusMove "pending" set to C
2021-12-22 Mikolaj WielgusMake _PySignalState CRTL-aware
2021-12-21 Luke Kenneth... take a copy of the wb_get memory and then for each...
2021-12-21 Luke Kenneth... ISACaller (actually RADIXMMU) only do virtual memory...
2021-12-20 Mikolaj WielgusGenerate variable declaration in some missing places
2021-12-20 Luke Kenneth... create header/footer for crtl code-generation
2021-12-20 Luke Kenneth... whoops forgot to trap if non-execute (instruction)...
2021-12-19 Luke Kenneth... TODO notes for executing ISACaller Invalid Instruction...
2021-12-19 Luke Kenneth... pass the mode (LOAD,EXECUTE,STORE) through ISACaller...
2021-12-19 Luke Kenneth... add "stop at pc" argument to TestCase,
2021-12-19 Dmitry Selyutinsv/binutils.py: provide sketch sv_decode.vhdl converter
2021-12-19 Luke Kenneth... save mmu simulation to different gtkwave file in TestRu...
2021-12-18 Luke Kenneth... bit more verbose info about number of instructions run
2021-12-18 Luke Kenneth... use new core domain variable in TestRunnerBase
2021-12-18 Luke Kenneth... update comments in wb_get
2021-12-18 Luke Kenneth... ooo annoying, it is actually icache.ibus
2021-12-18 Luke Kenneth... whoops error in accessing icache.ibus which is an inter...
2021-12-17 Mikolaj WielgusCall the simulator-generated C using the CFFI
2021-12-16 Luke Kenneth... bug where t1 was set to zero but s2 was not in imdct36_...
2021-12-16 Luke Kenneth... start/stop wb_get in TestRunnerBase, otherwise it never...
2021-12-15 Luke Kenneth... must read off of ibus in wb_get TestRunnerBase
2021-12-14 Mikolaj WielgusAdd CFFI as dependency
2021-12-13 Tobias Platenadd namedtuple MSRSpec
2021-12-12 Luke Kenneth... copy over fake OP_FETCH_FAILED and instruction on...
2021-12-12 Luke Kenneth... enable mmu_cache_wb for wb_get mode in TestRunnerBase
2021-12-12 Luke Kenneth... add pretty-print of MMU memory to be used for a TestRun...
2021-12-11 Luke Kenneth... remove ROTL64(1, idx), just use TLI[7-idx] it is shorte...
2021-12-11 Luke Kenneth... use concat in ternlogi to reduce code size
2021-12-10 Jacob Lifshayadd ternlogi to SVP64Asm
2021-12-10 Jacob Lifshayformat code
2021-12-10 Jacob Lifshaychange ternlogi to not have Rc field
2021-12-10 Jacob Lifshayadd .gitignore to ignore the generated vhdl
2021-12-09 Luke Kenneth... add I-Cache wishbone bus to wb_get when MMU and ROM...
2021-12-09 Luke Kenneth... add warning about creation of "-.csv" which indicates...
2021-12-09 Luke Kenneth... add FAST SPRs temporarily to power_enums
2021-12-09 Jacob Lifshaymake ternlogi tests run
2021-12-09 Jacob Lifshayrename ternaryi to ternlogi
2021-12-09 Jacob Lifshayadd initial ternlogi pseudo-code
2021-12-08 Luke Kenneth... add instr_fault to PowerDecoder2
2021-12-08 Luke Kenneth... whitespace
2021-12-08 Luke Kenneth... code-comments for LDSTException.instr_fault
2021-12-08 Luke Kenneth... add an on_Display function which is being used by some...
2021-12-08 Luke Kenneth... found a way to print out the names of the signals
2021-12-08 Luke Kenneth... absolute import again
2021-12-08 Luke Kenneth... use full-path imports (so we know where they come from)
2021-12-08 Mikolaj WielgusWIP: Output C instead of Python for Nmigen simulation
2021-12-08 Mikolaj WielgusSource Nmigen simulator from this repository
2021-12-07 Luke Kenneth... whoops wrong number
2021-12-07 Luke Kenneth... add OP_FETCH_FAILED micro-op
2021-12-07 Jacob Lifshayfix broken url
2021-12-05 Tobias Platenfix microwatt_mmu and and wishbone_memory output in...
2021-12-05 Luke Kenneth... connect to dcache.bus standard interface when using...
2021-12-05 Luke Kenneth... correct import of wb_get function
2021-12-04 Luke Kenneth... add name parameter to wb_get
2021-12-04 Luke Kenneth... add wb_get function for emulating wishbone interface
2021-12-04 Luke Kenneth... raise a MemException in ISACaller RADIXMMU
2021-12-04 Luke Kenneth... enable MMU in SimRunner if requested. now HDL and...
2021-12-04 Luke Kenneth... test in SimState for access to RADIX memory, bypass...
2021-12-03 Luke Kenneth... add a namedtuple LDSTExceptionTuple which allows obtaining
2021-12-03 Luke Kenneth... add link to exceptions in gtkw traces
2021-12-02 Luke Kenneth... regspec_decode_write now stores the decoded write info...
2021-12-02 Luke Kenneth... specify length in RegDecodeInfo explicitly so that...
2021-12-02 Luke Kenneth... use namedtuple in get_rdflags
2021-12-02 Luke Kenneth... use namedtuple for regspec_decode
2021-12-02 Luke Kenneth... add module to regspec_decode_* and get_rdflags
2021-12-02 Jacob Lifshaymove ternlogi to SHIFT_ROT unit
2021-12-02 Jacob Lifshayfix sv_analysis command, cuz script created by setup...
2021-12-02 Jacob Lifshayformat code
2021-12-01 Luke Kenneth... fix expected state in hazard test
2021-12-01 Luke Kenneth... fix expected state in hazard case_regression_1
2021-12-01 Luke Kenneth... add a proper twin addi regression which tests Reservati...
2021-12-01 Luke Kenneth... add regspec_decode which takes readmode arg and returns...
2021-11-30 Dmitry Selyutinsv_analysis: decouple declarations and definitions
2021-11-30 Dmitry Selyutinsv_analysis: use is instead of eq for enums
2021-11-30 Dmitry Selyutinsv_analysis: fix single-line binutils comments
2021-11-30 Luke Kenneth... add randomised hazard test
next