2019-10-11 |
whitequark | hdl.ast: deprecate Signal.{range,enum}. |
commit | commitdiff | tree |
2019-10-11 |
whitequark | hdl.ast: add an explicit Shape class, included in prelude. |
commit | commitdiff | tree |
2019-10-11 |
whitequark | Consistently use {!r}, not '{!r}' in diagnostics. |
commit | commitdiff | tree |
2019-10-11 |
whitequark | hdl.ast: Operator.{op→operator} |
commit | commitdiff | tree |
2019-10-11 |
whitequark | hdl.ast: simplify enum handling. |
commit | commitdiff | tree |
2019-10-11 |
whitequark | hdl.ast: Value.{wrap→cast} |
commit | commitdiff | tree |
2019-10-10 |
whitequark | vendor.xilinx_ultrascale: new supported family. |
commit | commitdiff | tree |
2019-10-10 |
whitequark | xilinx_7series: add grade platform property. |
commit | commitdiff | tree |
2019-10-10 |
whitequark | vendor.lattice_machxo2: new supported family. |
commit | commitdiff | tree |
2019-10-10 |
whitequark | vendor: yosys is a required tool for all Verilog-based... |
commit | commitdiff | tree |
2019-10-10 |
whitequark | README: add device support matrix. |
commit | commitdiff | tree |
2019-10-10 |
whitequark | vendor.intel: add Quartus support. |
commit | commitdiff | tree |
2019-10-09 |
whitequark | examples: update blinky, add some explanatory text... |
commit | commitdiff | tree |
2019-10-09 |
whitequark | build.plat: elaborate result of create_missing_domain... |
commit | commitdiff | tree |
2019-10-09 |
whitequark | build.plat: don't create default sync domain as reset... |
commit | commitdiff | tree |
2019-10-09 |
whitequark | build.plat,vendor: always synchronize reset in default... |
commit | commitdiff | tree |
2019-10-06 |
whitequark | back.rtlil: don't crash legalizing values with no branches. |
commit | commitdiff | tree |
2019-10-04 |
whitequark | back.rtlil: avoid unsoundness for division by zero. |
commit | commitdiff | tree |
2019-10-04 |
whitequark | hdl.ast: prohibit signed divisors. |
commit | commitdiff | tree |
2019-10-03 |
whitequark | build.dsl: accept Pins(invert=True). |
commit | commitdiff | tree |
2019-10-02 |
whitequark | hdl.ast: don't crash on Mux(<bool>, ...). |
commit | commitdiff | tree |
2019-10-02 |
whitequark | back.rtlil: don't cache wires for legalized switch... |
commit | commitdiff | tree |
2019-10-02 |
whitequark | back.rtlil: sign of rhs and lhs of ${sshr,sshl,pow... |
commit | commitdiff | tree |
2019-10-02 |
whitequark | back.rtlil: it is not necessary to match binop operand... |
commit | commitdiff | tree |
2019-09-30 |
Jean-François... | rpc: add public Records as module ports. |
commit | commitdiff | tree |
2019-09-30 |
whitequark | rpc: add support for Yosys RPC protocol. |
commit | commitdiff | tree |
2019-09-28 |
whitequark | hdl.ast: actually implement the // operator. |
commit | commitdiff | tree |
2019-09-28 |
whitequark | hdl.dsl: add a diagnostic for `m.d.submodules += ...`. |
commit | commitdiff | tree |
2019-09-28 |
whitequark | hdl.mem: remove WritePort(priority=) argument. |
commit | commitdiff | tree |
2019-09-24 |
whitequark | back.rtlil: fix handling of certain nested arrays. |
commit | commitdiff | tree |
2019-09-24 |
whitequark | build.plat: strip internal attributes from Verilog... |
commit | commitdiff | tree |
2019-09-24 |
whitequark | build.plat,lib.cdc,vendor: unify platform related diagn... |
commit | commitdiff | tree |
2019-09-24 |
whitequark | lib.cdc: specify maximum input delay in seconds. |
commit | commitdiff | tree |
2019-09-24 |
whitequark | vendor.xilinx_spartan_3_6: explain why ASYNC_REG is... |
commit | commitdiff | tree |
2019-09-24 |
Kate Temkin | vendor.lattice_ecp5: correct a typo in tristate buffer... |
commit | commitdiff | tree |
2019-09-24 |
Darrell Harmon | vendor.xilinx_7series: apply false path / max delay... |
commit | commitdiff | tree |
2019-09-23 |
whitequark | vendor.xilinx_7series: simplify. NFC. |
commit | commitdiff | tree |
2019-09-23 |
whitequark | vendor.xilinx_7series: override reset synchronizer. |
commit | commitdiff | tree |
2019-09-23 |
whitequark | lib.cdc: add diagnostic checks for synchronization... |
commit | commitdiff | tree |
2019-09-23 |
whitequark | lib.cdc: expand ResetSynchronizer documentation. |
commit | commitdiff | tree |
2019-09-23 |
whitequark | lib.cdc: avoid modifying synchronizers in their elabora... |
commit | commitdiff | tree |
2019-09-23 |
Darrell Harmon | vendor.xilinx_spartan_3_6: override reset synchronizer. |
commit | commitdiff | tree |
2019-09-23 |
whitequark | README: add a section on migrating from Migen. |
commit | commitdiff | tree |
2019-09-23 |
whitequark | lib.cdc: MultiReg→FFSynchronizer. |
commit | commitdiff | tree |
2019-09-23 |
whitequark | hdl.ast: cast Mux() selector to bool if it is not a... |
commit | commitdiff | tree |
2019-09-23 |
whitequark | back.rtlil: give predictable names to anonymous subfrag... |
commit | commitdiff | tree |
2019-09-23 |
whitequark | lib.fifo: handle depth=0, elaborating to a dummy FIFO... |
commit | commitdiff | tree |
2019-09-23 |
whitequark | hdl.mem,lib.fifo: use keyword-only arguments for memory... |
commit | commitdiff | tree |
2019-09-23 |
whitequark | hdl.mem: simplify. NFC. |
commit | commitdiff | tree |
2019-09-23 |
whitequark | hdl.ast: make Signal(name=) a keyword-only argument. |
commit | commitdiff | tree |
2019-09-23 |
whitequark | lib.fifo: change FIFOInterface() diagnostics to follow... |
commit | commitdiff | tree |
2019-09-23 |
whitequark | lib.fifo: round up AsyncFIFO{,Buffered} depth to lowest... |
commit | commitdiff | tree |
2019-09-23 |
whitequark | lib.fifo: make simulation read() and write() functions... |
commit | commitdiff | tree |
2019-09-22 |
whitequark | hdl.rec: fix using Enum subclass as shape if direction... |
commit | commitdiff | tree |
2019-09-22 |
whitequark | hdl.rec: allow using Enum subclass as shape. |
commit | commitdiff | tree |
2019-09-22 |
whitequark | lib.fifo: add more compatibility shims. |
commit | commitdiff | tree |
2019-09-22 |
whitequark | vendor.lattice_ice40: fix required tool list for iCECub... |
commit | commitdiff | tree |
2019-09-22 |
whitequark | vendor.lattice_ecp5: simplify quoting. NFC. |
commit | commitdiff | tree |
2019-09-22 |
whitequark | build.plat: restrict design names to alphanumeric to... |
commit | commitdiff | tree |
2019-09-21 |
whitequark | vendor.lattice_ice40: add iCECube support. |
commit | commitdiff | tree |
2019-09-21 |
whitequark | build.res: simplify clock constraints. |
commit | commitdiff | tree |
2019-09-21 |
whitequark | build.plat: NMIGEN_<toolchain>_env→NMIGEN_ENV_<toolchain> |
commit | commitdiff | tree |
2019-09-21 |
whitequark | lib.fifo: update docs. NFC. |
commit | commitdiff | tree |
2019-09-21 |
whitequark | hdl.ast: update docs. NFC. |
commit | commitdiff | tree |
2019-09-21 |
whitequark | lib.fifo: simplify. NFC. |
commit | commitdiff | tree |
2019-09-20 |
whitequark | lib.fifo: fix doc typo. NFC. |
commit | commitdiff | tree |
2019-09-20 |
whitequark | lib.fifo: work around Yosys issue with handling of... |
commit | commitdiff | tree |
2019-09-20 |
whitequark | hdl.mem: use 1 as reset value for ReadPort.en. |
commit | commitdiff | tree |
2019-09-20 |
whitequark | vendor.lattice_{ecp5,ice40}: allow clock constraints... |
commit | commitdiff | tree |
2019-09-20 |
whitequark | hdl.ast: rename `nbits` to `width`. |
commit | commitdiff | tree |
2019-09-20 |
Darrell Harmon | vendor.xilinx_{7series,spartan3_6}: specialize MultiReg. |
commit | commitdiff | tree |
2019-09-20 |
Emily | setup: improve repository detection. |
commit | commitdiff | tree |
2019-09-20 |
Emily | setup: add setuptools dependency. |
commit | commitdiff | tree |
2019-09-20 |
whitequark | test.test_lib_fifo: fix typo. |
commit | commitdiff | tree |
2019-09-20 |
whitequark | back.pysim: fix simulation of Value.xor(). |
commit | commitdiff | tree |
2019-09-16 |
whitequark | hdl.{ast,dsl}: add Signal.enum; coerce Enum to Value... |
commit | commitdiff | tree |
2019-09-14 |
whitequark | hdl.ast: add Value.matches(), accepting same language... |
commit | commitdiff | tree |
2019-09-14 |
whitequark | hdl.dsl: improve error messages for Case(). |
commit | commitdiff | tree |
2019-09-13 |
whitequark | hdl.ast: add Value.xor, mapping to $reduce_xor. |
commit | commitdiff | tree |
2019-09-13 |
whitequark | hdl.ast: add Value.{any,all}, mapping to $reduce_{or... |
commit | commitdiff | tree |
2019-09-13 |
whitequark | lib.fifo: adjust for new CDC primitive conventions. |
commit | commitdiff | tree |
2019-09-13 |
whitequark | lib.fifo: adjust properties to have consistent naming. |
commit | commitdiff | tree |
2019-09-12 |
whitequark | build.plat: bypass tool detection if NMIGEN_*_env is... |
commit | commitdiff | tree |
2019-09-12 |
whitequark | vendor.xilinx_7series: Vivado requires bash on *nix... |
commit | commitdiff | tree |
2019-09-12 |
whitequark | hdl.mem: use keyword-only arguments as appropriate. |
commit | commitdiff | tree |
2019-09-12 |
whitequark | lib.fifo: make fwft a keyword-only argument. |
commit | commitdiff | tree |
2019-09-12 |
whitequark | lib.fifo: remove SyncFIFO.replace. |
commit | commitdiff | tree |
2019-09-12 |
whitequark | README: update Yosys version requirement. |
commit | commitdiff | tree |
2019-09-12 |
whitequark | lib.cdc: make domain properties private. |
commit | commitdiff | tree |
2019-09-12 |
whitequark | lib.io: style. NFC. |
commit | commitdiff | tree |
2019-09-12 |
whitequark | lib.cdc: adjust ResetSynchronizer for new CDC primitive... |
commit | commitdiff | tree |
2019-09-12 |
whitequark | lib.cdc: adjust MultiReg for new CDC primitive conventions. |
commit | commitdiff | tree |
2019-09-11 |
whitequark | build.plat,vendor: allow clock constraints on arbitrary... |
commit | commitdiff | tree |
2019-09-11 |
whitequark | back: return name map from convert_fragment(). |
commit | commitdiff | tree |
2019-09-10 |
whitequark | hdl.ast: warn if reset value is truncated. |
commit | commitdiff | tree |
2019-09-10 |
Darrell Harmon | vendor.lattice_ecp5: pass ecppack_opts to ecppack. |
commit | commitdiff | tree |
2019-09-08 |
whitequark | hdl.ast: check type of Sample(domain=...). |
commit | commitdiff | tree |
2019-09-08 |
whitequark | hdl.dsl: add Default(), an alias for Case() with no... |
commit | commitdiff | tree |
2019-09-08 |
whitequark | hdl.mem,lib,examples: use Signal.range(). |
commit | commitdiff | tree |
2019-09-08 |
whitequark | hdl.ast: add Signal.range(...), to replace Signal(min... |
commit | commitdiff | tree |
next |