| 2019-07-08 | 
whitequark | build.{dsl,res}: allow platform-dependent attributes...  | 
commit | commitdiff | tree | 
| 2019-07-08 | 
whitequark | hdl.rec: respect modifications to signals in Record...  | 
commit | commitdiff | tree | 
| 2019-07-08 | 
whitequark | back.rtlil: don't name-prefix signals connected to...  | 
commit | commitdiff | tree | 
| 2019-07-08 | 
whitequark | build.{dsl,res}: allow removing attributes from subsignals. | 
commit | commitdiff | tree | 
| 2019-07-08 | 
whitequark | build.dsl: allow assertions on subsignal widths. | 
commit | commitdiff | tree | 
| 2019-07-08 | 
whitequark | hdl.{ast,cd,dsl,xfrm}: reject inappropriately used...  | 
commit | commitdiff | tree | 
| 2019-07-08 | 
whitequark | test: fix Travis. | 
commit | commitdiff | tree | 
| 2019-07-08 | 
whitequark | test: generate examples to verilog as part of unit...  | 
commit | commitdiff | tree | 
| 2019-07-08 | 
whitequark | examples/basic/ctr_ce: fix outdated syntax. | 
commit | commitdiff | tree | 
| 2019-07-08 | 
whitequark | compat.genlib.fsm: fix after commit dac62754. | 
commit | commitdiff | tree | 
| 2019-07-08 | 
whitequark | hdl.xfrm: don't overwrite source locations on ClockDoma...  | 
commit | commitdiff | tree | 
| 2019-07-08 | 
whitequark | hdl.{dsl,mem,xfrm}: inject appropriate source locations. | 
commit | commitdiff | tree | 
| 2019-07-08 | 
whitequark | back.rtlil: ignore empty source locations. | 
commit | commitdiff | tree | 
| 2019-07-08 | 
whitequark | hdl.ast: use keyword-only arguments as appropriate. | 
commit | commitdiff | tree | 
| 2019-07-08 | 
whitequark | back.rtlil: attach source locations to switches, not...  | 
commit | commitdiff | tree | 
| 2019-07-08 | 
whitequark | back.rtlil: use a more principled approach to attribute...  | 
commit | commitdiff | tree | 
| 2019-07-07 | 
Alain Péteut | vendor.xilinx_7series: generate also binary bitfile. | 
commit | commitdiff | tree | 
| 2019-07-07 | 
William D....  | vendor.xilinx_spartan_3_6: Add Spartan3A family support. | 
commit | commitdiff | tree | 
| 2019-07-07 | 
whitequark | vendor.lattice_ecp5: don't leave LUT inputs disconnected. | 
commit | commitdiff | tree | 
| 2019-07-07 | 
whitequark | hdl.dsl: further clarify error message for incorrect...  | 
commit | commitdiff | tree | 
| 2019-07-07 | 
whitequark | hdl.dsl: clarify error message for incorrect nesting. | 
commit | commitdiff | tree | 
| 2019-07-07 | 
whitequark | hdl.dsl: gracefully handle FSM with no states. | 
commit | commitdiff | tree | 
| 2019-07-07 | 
whitequark | build.plat: source a script with toolchain environment. | 
commit | commitdiff | tree | 
| 2019-07-07 | 
whitequark | build.run: only use os.path on the target OS. | 
commit | commitdiff | tree | 
| 2019-07-07 | 
whitequark | build.run: make BuildProducts abstract, add LocalBuildP...  | 
commit | commitdiff | tree | 
| 2019-07-06 | 
whitequark | build.plat, vendor.*: don't join strings passed as...  | 
commit | commitdiff | tree | 
| 2019-07-06 | 
whitequark | build.run: make sure BuildProducts._root is not easily...  | 
commit | commitdiff | tree | 
| 2019-07-04 | 
Staf Verhaegen | vendor.xilinx_{7series,spartan6}: Support extra VHDL...  | 
commit | commitdiff | tree | 
| 2019-07-03 | 
whitequark | hdl.dsl: fix src_loc_at for FSM state signal. | 
commit | commitdiff | tree | 
| 2019-07-03 | 
whitequark | back.rtlil: emit \src attributes for processes via...  | 
commit | commitdiff | tree | 
| 2019-07-03 | 
whitequark | hdl.ast: fix src_loc_at for Mux(). | 
commit | commitdiff | tree | 
| 2019-07-03 | 
whitequark | build.res: detect physical conflicts earlier. | 
commit | commitdiff | tree | 
| 2019-07-03 | 
whitequark | hdl.rec: thread src_loc_at to all inner Signals and...  | 
commit | commitdiff | tree | 
| 2019-07-03 | 
whitequark | vendor: give names to IO buffer instances. | 
commit | commitdiff | tree | 
| 2019-07-03 | 
whitequark | hdl.rec: accept Record(src_loc_at=...). | 
commit | commitdiff | tree | 
| 2019-07-03 | 
whitequark | compat.fhdl.specials: mark CompatMemory as Elaboratable. | 
commit | commitdiff | tree | 
| 2019-07-03 | 
whitequark | compat.fhdl.specials: use "sync" as default domain...  | 
commit | commitdiff | tree | 
| 2019-07-03 | 
whitequark | compat.fhdl.specials: fix Memory.get_port() after 94e8f479. | 
commit | commitdiff | tree | 
| 2019-07-03 | 
whitequark | compat.fhdl.structure: fix If/Elif/Else after 32446831. | 
commit | commitdiff | tree | 
| 2019-07-03 | 
Sebastien Bourdeauducq | lattice_ecp5: fix get_input | 
commit | commitdiff | tree | 
| 2019-07-02 | 
whitequark | hdl.ast: recognize a Enum used as decoder and format...  | 
commit | commitdiff | tree | 
| 2019-07-02 | 
whitequark | hdl.mem: fix naming of registers inside unnamed memories. | 
commit | commitdiff | tree | 
| 2019-07-02 | 
Alain Péteut | build.plat: add iter_extra_files method. | 
commit | commitdiff | tree | 
| 2019-07-02 | 
whitequark | back.rtlil: emit \sig$next wires instead of \$next...  | 
commit | commitdiff | tree | 
| 2019-07-02 | 
whitequark | back.rtlil: do not emit $next wires for comb signals. | 
commit | commitdiff | tree | 
| 2019-07-02 | 
whitequark | hdl.rec: implement slicing by component names. | 
commit | commitdiff | tree | 
| 2019-07-02 | 
whitequark | hdl.rec: implement Record.like. | 
commit | commitdiff | tree | 
| 2019-07-02 | 
Alain Péteut | vendor.xilinx_7series: read extra .xdc files. | 
commit | commitdiff | tree | 
| 2019-07-01 | 
whitequark | hdl.mem: use read_port(domain="comb") for asynchronous...  | 
commit | commitdiff | tree | 
| 2019-07-01 | 
whitequark | back.rtlil: fix Array regression in 32446831. | 
commit | commitdiff | tree | 
| 2019-06-28 | 
whitequark | back.pysim: create unique ResetSynchronizer internal...  | 
commit | commitdiff | tree | 
| 2019-06-28 | 
whitequark | back.pysim: override ResetSynchronizer implementation. | 
commit | commitdiff | tree | 
| 2019-06-28 | 
whitequark | lib.cdc: avoid interior clock domains in ResetSynchronizer. | 
commit | commitdiff | tree | 
| 2019-06-28 | 
whitequark | lib.cdc: eliminate no_retiming attributes. | 
commit | commitdiff | tree | 
| 2019-06-28 | 
whitequark | vendor.lattice_ice40: fix instance of negedge FF due...  | 
commit | commitdiff | tree | 
| 2019-06-28 | 
Alain Péteut | build.plat: fix dedent overrides. | 
commit | commitdiff | tree | 
| 2019-06-28 | 
whitequark | README: tone down the instability warning to reflect...  | 
commit | commitdiff | tree | 
| 2019-06-28 | 
whitequark | hdl.{ast,dsl}, back.{pysim,rtlil}: allow multiple case...  | 
commit | commitdiff | tree | 
| 2019-06-28 | 
whitequark | hdl.ir, back.rtlil: allow specifying attributes on...  | 
commit | commitdiff | tree | 
| 2019-06-27 | 
whitequark | examples: add concise UART example. | 
commit | commitdiff | tree | 
| 2019-06-26 | 
whitequark | back.pysim: fix scope screwup. | 
commit | commitdiff | tree | 
| 2019-06-25 | 
whitequark | compat.fhdl.structure: fix typo. | 
commit | commitdiff | tree | 
| 2019-06-25 | 
whitequark | compat.fhdl.structure: simplify handling of default...  | 
commit | commitdiff | tree | 
| 2019-06-25 | 
whitequark | hdl.{ast,dst}: directly represent RTLIL default case. | 
commit | commitdiff | tree | 
| 2019-06-25 | 
whitequark | vendor.xilinx_{spartan6,7series}: speedgrade→speed. | 
commit | commitdiff | tree | 
| 2019-06-25 | 
whitequark | vendor.lattice_ecp5: implement. | 
commit | commitdiff | tree | 
| 2019-06-24 | 
Sebastien Bourdeauducq | README: update nMigen libs paragraph | 
commit | commitdiff | tree | 
| 2019-06-24 | 
Sebastien Bourdeauducq | README: add clarification about HLS | 
commit | commitdiff | tree | 
| 2019-06-19 | 
whitequark | vendor.lattice_ice40: use different --package for 4k...  | 
commit | commitdiff | tree | 
| 2019-06-17 | 
Jean-François...  | vendor.xilinx_7series: fix IOB packing. | 
commit | commitdiff | tree | 
| 2019-06-17 | 
whitequark | vendor.xilinx_{7series,spartan6}: emit IBUF/OBUF explic...  | 
commit | commitdiff | tree | 
| 2019-06-17 | 
whitequark | vendor.xilinx_{7series,spartan6}: cleanup. NFC. | 
commit | commitdiff | tree | 
| 2019-06-17 | 
whitequark | vendor.xilinx_{7series,spartan6}: connect FCDE and...  | 
commit | commitdiff | tree | 
| 2019-06-16 | 
Alain Péteut | build.plat: dedent overrides. | 
commit | commitdiff | tree | 
| 2019-06-14 | 
whitequark | vendor.lattice_ice40: never place an inverter on global...  | 
commit | commitdiff | tree | 
| 2019-06-13 | 
Jean-François...  | vendor.xilinx_7series: implement inverters. | 
commit | commitdiff | tree | 
| 2019-06-13 | 
Jean-François...  | vendor.xilinx_spartan6: implement DDR I/O buffers and...  | 
commit | commitdiff | tree | 
| 2019-06-13 | 
whitequark | compat.fhdl.structure: fix Case().makedefault(). | 
commit | commitdiff | tree | 
| 2019-06-13 | 
whitequark | compat.fhdl.structure: always order default case as...  | 
commit | commitdiff | tree | 
| 2019-06-13 | 
whitequark | hdl.ast: tighten assertion in Switch(). | 
commit | commitdiff | tree | 
| 2019-06-12 | 
whitequark | Simplify code by using Signal.like(name_suffix=".....  | 
commit | commitdiff | tree | 
| 2019-06-12 | 
whitequark | hdl.ast: add name_suffix=".." option to Signal.like(). | 
commit | commitdiff | tree | 
| 2019-06-12 | 
Jean-François...  | vendor.xilinx_7series: implement DDR I/O buffers. | 
commit | commitdiff | tree | 
| 2019-06-12 | 
whitequark | vendor.lattice_ice40: fix typo. | 
commit | commitdiff | tree | 
| 2019-06-12 | 
whitequark | build.{dsl,res,plat}: add PinsN and DiffPairsN. | 
commit | commitdiff | tree | 
| 2019-06-11 | 
whitequark | hdl.ast: implement values with custom lowering. | 
commit | commitdiff | tree | 
| 2019-06-11 | 
whitequark | back.pysim: check for a clock being added twice. | 
commit | commitdiff | tree | 
| 2019-06-11 | 
whitequark | back.rtlil: mask memory init values. | 
commit | commitdiff | tree | 
| 2019-06-11 | 
whitequark | hdl.mem: coerce memory init values to integers. | 
commit | commitdiff | tree | 
| 2019-06-09 | 
Simon Kirkby | lib.cdc: fix typo. | 
commit | commitdiff | tree | 
| 2019-06-07 | 
Jean-François...  | vendor.xilinx_spartan6: implement. | 
commit | commitdiff | tree | 
| 2019-06-07 | 
Jean-François...  | vendor.xilinx_7series: fix typos. | 
commit | commitdiff | tree | 
| 2019-06-06 | 
whitequark | build.dsl: fix precondition check in Pins. | 
commit | commitdiff | tree | 
| 2019-06-06 | 
Jean-François...  | vendor.xilinx_7series: implement. | 
commit | commitdiff | tree | 
| 2019-06-05 | 
whitequark | build.res: allow querying frequency of a previously...  | 
commit | commitdiff | tree | 
| 2019-06-05 | 
whitequark | build.{dsl,res,plat}: apply clock constraints to signal...  | 
commit | commitdiff | tree | 
| 2019-06-05 | 
whitequark | build.dsl: replace extras= with Attrs(). | 
commit | commitdiff | tree | 
| 2019-06-05 | 
whitequark | Typos and style fixes. NFC. | 
commit | commitdiff | tree | 
| 2019-06-04 | 
whitequark | vendor.lattice_ice40: normalize device names. | 
commit | commitdiff | tree | 
| 2019-06-04 | 
whitequark | hdl.ir: rephrase elaboratable warning to not look like...  | 
commit | commitdiff | tree | 
| next |