gem5.git
2018-01-29 Glenn Bergmansarm: DT autogeneration - generate PCI node
2018-01-29 Glenn Bergmansarm: DT autogeneration - Generate energy controller...
2018-01-29 Glenn Bergmansarm: DT autogeneration - autogenerate RealView Platform...
2018-01-29 Glenn Bergmansarm: DT autogeneration - Generate memory node
2018-01-29 Glenn Bergmansarm: DT autogeneration - Generate cpus node
2018-01-29 Glenn Bergmansarm: DT autogeneration - Device Tree generation methods
2018-01-29 Glenn Bergmansext: DT autogeneration - Add PyFtd to m5 space
2018-01-29 Curtis Dunhamarm: make Arm GenericTimer a ClockedObject
2018-01-27 Gabe Blackbase: Add an "override" to name() in the HardBreakpoint...
2018-01-27 Gabe Blackbase: Get bitunions to compile on clang 3.8.
2018-01-25 Hanhwi Jangutil: Implement Lua module for m5ops.
2018-01-23 Swapnil Hariaarch-x86: Adding clflush, clflushopt, clwb instructions
2018-01-23 Gabe Blackarch: Remove the "arch/tlb.hh" switching header.
2018-01-23 Gabe Blacktarch, mem: Abstract the data stored in the SE page...
2018-01-23 Gabe Blackx86, mem: Rewrite the multilevel page table class.
2018-01-20 Hanhwi Jangutil: Implement PIC version of m5ops for X86.
2018-01-20 Gabe Blackx86, mem: Don't try to force physical addresses on...
2018-01-20 Gabe Blackx86, mem: Get rid of PageTableOps::getBasePtr.
2018-01-20 Gabe Blackx86, mem: Pass the multi level page table layout in...
2018-01-20 Gabe Blackarch, mem: Make the page table lookup function return...
2018-01-20 Gabe Blackbase: Hide the BitUnion::__StorageType type.
2018-01-20 Gabe Blackarm, base: Generalize and move the BitUnion hash struct.
2018-01-20 Gabe Blacksim: Use the new BitUnion templates in serialize.hh.
2018-01-20 Gabe Blackbase: Enable specializing templates on BitUnion types.
2018-01-20 Gabe Blackbase: Rework bitunions so they can be more flexible.
2018-01-20 Gabe Blacksim, arch, base: Refactor the base remote GDB class.
2018-01-19 Gabe Blackarch, mem, sim: Consolidate and rename the SE mode...
2018-01-18 Andreas Sandbergutil: Add an option to specify paths in list_changes.py
2018-01-17 Gabe Blackmem: Change the multilevel page table to inherit from...
2018-01-16 Alec Roelkearch-riscv: Fix floating-poing op classes
2018-01-16 Alec Roelkearch-riscv: Fix floating-point conversion bugs
2018-01-16 Gabe Blacksim: Simplify registerThreadContext a little bit.
2018-01-15 Gabe Blackmem: Track TLB entries in the lookup cache as pointers.
2018-01-15 Gabe Blackarch: Fix a fatal_if in most of the arch's process...
2018-01-12 Xiaoyu Masim: Allow passing a user-defined L2XBar to addTwoLevel...
2018-01-11 Earl Ouutil/m5: add Android.mk
2018-01-11 Alec Roelkearch-riscv: Don't crash when printing unknown CSRs
2018-01-11 Nikos Nikolerismem-ruby: Fix wakeup timeouts for the MOESI_CMP_token...
2018-01-11 Nikos Nikolerismem-ruby: Remove function that maps responses to a...
2018-01-11 Nikos Nikolerismem-ruby: Add support for multiple DMA engines in MESI_...
2018-01-11 Gabe Blackcpu: Make the CPU's TLB parameter a BaseTLB.
2018-01-11 Gabe Blackarm, power: Make the python TLB simobjects inherit...
2018-01-11 Gabe Blackarch,mem: Remove the default value for page size.
2018-01-11 Gabe Blackarch,mem: Move page table construction into the arch...
2018-01-10 Chen Zouconfigs: Fill in the cpu.isa field in etrace_replay...
2018-01-10 BKPstyle: change C/C++ source permissions to noexec
2018-01-10 Alec Roelkearch-riscv: Make use of ImmOp's polymorphism
2018-01-10 Gabe Blackalpha,arm,mips,power,riscv,sparc,x86,cpu: Get rid of...
2018-01-10 Tuan Taarch-riscv,sim: Support clone syscall in RISC-V
2018-01-09 Nikos Nikolerismem-cache: Prune unnecessary writebacks in exclusive...
2018-01-09 Hanhwi Jangutil: Add the missing wakecpu m5op in X86.
2018-01-09 Hanhwi Jangutil: resolve m5op name mismatching in m5op headers.
2018-01-09 Gabe Blackcpu: Use the NotAnInst flag to avoid passing an inst...
2018-01-09 Gabe Blackcpu: Add a NotAnInst flag to the BaseDynInst class.
2018-01-09 Gabe Blackcpu, power: Get rid of the remnants of the EA computati...
2018-01-09 Gabe Blackarm: Make translateFunctional override the base impleme...
2018-01-08 Tony Gutierrezgpu-compute: call createThreads() on cpu objs in apu_se.py
2018-01-05 Tuan Taarch-riscv: Ignore sched_yield syscall in SE mode
2018-01-05 Tuan Tasim: Fix a bug in prlimit syscall in SE mode
2018-01-05 Tuan Taarch-riscv: Ignore set_robust_list and get_robust_list...
2018-01-05 Tuan Taarch-riscv: Add an implementation of set_tid_address...
2018-01-05 Alec Roelkearch-riscv: Correct syscall argument reg count
2018-01-04 Alec Roelkearch-riscv: Remove "magic" syscall number constant
2018-01-02 Gabe Blackconfig: Handle NULL simobject parameters in read_config.py.
2018-01-02 Gabe Blackconfig: Fix parsing AddrRange parameters in read_config.py.
2018-01-02 Gabe Blackconfig: Add a --checkpoint-dir argument to read_config.py.
2017-12-23 Gabe Blackalpha,arm,mips,power,riscv,sparc,x86: Get rid of TheISA...
2017-12-23 Gabe Blackriscv,x86: Stop using the arch Nop machine instruction...
2017-12-22 Gabe Blackarch,cpu: "virtualize" the TLB interface.
2017-12-22 Gabe Blackcpu: Use the generic nop static inst instead of decodin...
2017-12-22 Gabe Blackcpu: Add a pointer to a generic Nop StaticInst.
2017-12-21 Giacomo Travagliniarch-arm: Fixed WFE/WFI trapping behaviour
2017-12-21 Giacomo Travagliniarch-arm: Hyp routed undef fault need to change its...
2017-12-21 Giacomo Travagliniarch-arm: Fix StaticInst encoding() method
2017-12-20 Gabe Blackcpu: Fix exit_gen.cc which used misc.hh instead of...
2017-12-19 Giacomo Travagliniarch-arm: Instruction size methods in StaticInst class
2017-12-19 Giacomo Travagliniarch-arm: Change casting type from reinterpret to static
2017-12-19 Riken Gohilcpu-tester: Added ExitGen to TrafficGen
2017-12-19 Riken Gohilcpu-tester: Refactoring traffic generators into separat...
2017-12-15 Swapnil Hariamem-ruby: Support atomic_noncaching acceses in ruby
2017-12-14 Alec Roelkearch-riscv: Define AT_RANDOM properly
2017-12-14 Alec Roelkearch-riscv: Increase maximum stack size
2017-12-14 Jason Lowe... misc: Updates for gcc7.2 for x86
2017-12-14 Jason Lowe... ext: Upgrade PyBind11 to version 2.2.1
2017-12-14 Gabe Blackx86: Use operand size 4 when it would be 2 for cmpxchg8b.
2017-12-13 Andreas Sandbergscons, tests: Fix occasional linking error
2017-12-13 Andreas Sandbergscons, tests: Add support for GTest XML generation
2017-12-13 Andreas Sandbergscons: Make sure GTests have the right environment...
2017-12-13 Gabe Blackarm,sparc,x86,base,cpu,sim: Replace the Twin(32|64...
2017-12-13 Gabe Blackcpu,alpha,mips,power,riscv,sparc: Get rid of eaComp...
2017-12-13 Gabe Blackx86: Rework how "split" loads/stores are handled.
2017-12-13 Gabe Blackbase: Add endianness conversion functions for std:...
2017-12-12 Gabe Blacktests: Turn fbtest into a gtest and move it to src...
2017-12-12 Gabe Blacktests: Move the cprintftest unit test into src/base.
2017-12-12 Gabe Blacktests: Convert the cprintf unit test into a gtest.
2017-12-12 Gabe Blacktests: Move the trietest unit test into base.
2017-12-12 Gabe Blacktests: Plumb dumps of the test trie into the gtest...
2017-12-12 Gabe Blacktests: Convert the trie unit test into a gtest.
2017-12-12 Gabe Blacktests: Add an implementation of the Logger interface...
2017-12-12 Gabe Blackmisc: Rework the logging functions.
next