litex.git
2012-03-03 Sebastien Bourdeauducqsim: IPC module (lacks str/int encoding)
2012-02-29 Sebastien BourdeauducqREADME: clarify license
2012-02-19 Sebastien Bourdeauducqbus/dfi: fix multiphase naming
2012-02-18 Sebastien Bourdeauducqbank/csrgen: fix RE generation
2012-02-17 Sebastien Bourdeauducqbank: add RE signal for registers made of fields
2012-02-17 Sebastien Bourdeauducqbus: add interconnect statements function
2012-02-17 Sebastien Bourdeauducqfhdl: check we pass BV to signals
2012-02-17 Sebastien Bourdeauducqfhdl/verilog: properly connect instance inouts
2012-02-16 Sebastien Bourdeauducqfhdl: support forwarding of bidirectional signals from...
2012-02-15 Sebastien Bourdeauducqbus/dfi: filter signals by direction
2012-02-15 Sebastien Bourdeauducqbank: omit device write register when access_bus==READ_...
2012-02-15 Sebastien Bourdeauducqbus: add DFI
2012-02-15 Sebastien Bourdeauducqbank/csrgen: use new bus API
2012-02-15 Sebastien Bourdeauducqbus: fix simple interconnect
2012-02-15 Sebastien Bourdeauducqbus: simplify and cleanup
2012-02-14 Sebastien Bourdeauducqbus/asmibus/hub: forward data and tag_call
2012-02-14 Sebastien BourdeauducqUse double quotes for all strings
2012-02-13 Sebastien Bourdeauducqbus/wishbone2asmi: cache hits working
2012-02-13 Sebastien Bourdeauducqcorelogic: support reverse in displacer/chooser
2012-02-13 Sebastien BourdeauducqFix syntax errors and other stupid problems
2012-02-13 Sebastien Bourdeauducqbus/csr: Rename a->adr d->dat to be consistent with...
2012-02-13 Sebastien Bourdeauducqdoc: update ASMI description
2012-02-13 Sebastien Bourdeauducqbus/wishbone2asmi: set WM, and send 0 when inactive
2012-02-13 Sebastien Bourdeauducqbus: Wishbone to ASMI caching bridge (untested)
2012-02-11 Sebastien Bourdeauducqcorelogic/misc: displacer + chooser
2012-02-11 Sebastien Bourdeauducqcorelogic/misc/multimux: less confusing variable name
2012-02-11 Sebastien Bourdeauducqbus/asmibus: fix typo
2012-02-11 Sebastien Bourdeauducqcorelogic/record: add to_signal convenience function
2012-02-11 Sebastien Bourdeauducqcorelogic/misc: contiguous split
2012-02-10 Sebastien Bourdeauducqbus/asmibus: add get_slots, fix get_fragment
2012-02-10 Sebastien Bourdeauducqbus: ASMI hub (untested)
2012-02-08 Sebastien Bourdeauducqdoc: update Bank description
2012-02-06 Sebastien Bourdeauducqbus/wishbone2csr: truncate WB data
2012-02-06 Sebastien Bourdeauducqfhdl: do not attempt slicing non-array signals to keep...
2012-02-06 Sebastien Bourdeauducqbank: event manager
2012-02-06 Sebastien Bourdeauducqbank: support registers larger than the bus word width
2012-02-06 Sebastien Bourdeauducqbank: refactoring
2012-02-06 Sebastien Bourdeauducqbank/csrgen: use enumerate
2012-02-05 Sebastien Bourdeauducqfhdl/structure: binary constant builder
2012-02-03 Sébastien BourdeauducqMerge pull request #2 from larsclausen/master
2012-02-02 Lars-Peter... Use enumerate(x) instead of zip(range(x), x)
2012-02-02 Lars-Peter... fhdl/namer: Add support for STORE_DEREF opcode
2012-02-02 Lars-Peter... Lower required python version to 3.1
2012-01-28 Sebastien Bourdeauducqexamples/wb_intercon: update to new APIs
2012-01-28 Sebastien Bourdeauducqfhdl/namer: extract variable names with bytecode inspection
2012-01-28 Sebastien Bourdeauducqfhdl: do not prefix instance signal names
2012-01-27 Sebastien BourdeauducqRemove explicit bus names and rely on the new automatic...
2012-01-27 Sebastien Bourdeauducqfhdl: support memory read enable
2012-01-27 Sebastien Bourdeauducqfhdl: make WRITE_FIRST default
2012-01-27 Sebastien Bourdeauducqdoc: memories
2012-01-27 Sebastien Bourdeauducqfhdl: memories working
2012-01-27 Sebastien Bourdeauducqfhdl/verilog: clean up signal classification and suppor...
2012-01-27 Sebastien Bourdeauducqfhdl/structure: memory description
2012-01-27 Sebastien Bourdeauducqdoc: cosmetic changes
2012-01-26 Sebastien Bourdeauducqdoc: ASMI description
2012-01-25 Sebastien BourdeauducqRemove duplicate logo
2012-01-25 Sebastien Bourdeauducqdoc: refactor
2012-01-21 Sebastien Bourdeauducqflow/ala: fix typo for And (thanks Lars)
2012-01-21 Sebastien BourdeauducqLogo
2012-01-20 Sebastien BourdeauducqUse meaningful class names
2012-01-20 Sebastien BourdeauducqInclude fragment pads in pre-naming dictionary
2012-01-20 Sebastien Bourdeauducqnamer/trace_back: behave on None code_context
2012-01-20 Sebastien BourdeauducqFix instance support
2012-01-20 Sebastien BourdeauducqInclude unused I/Os in pre-naming dictionary and regist...
2012-01-20 Sebastien BourdeauducqRemove NoContext
2012-01-19 Sebastien BourdeauducqOnly include context prefix when necessary
2012-01-19 Sebastien BourdeauducqFix disjoint namespace test
2012-01-19 Sebastien BourdeauducqAlways include last step in names
2012-01-19 Sebastien BourdeauducqNew naming system: second attempt
2012-01-16 Sebastien Bourdeauducqexamples/corelogic_conv: use two dividers
2012-01-16 Sebastien Bourdeauducqcorelogic/record: empty default name
2012-01-16 Sebastien BourdeauducqNew naming system beginning to work
2012-01-16 Sebastien Bourdeauducqfhdl: new naming system (broken)
2012-01-15 Sebastien Bourdeauducqactorlib/control: 'for' generator
2012-01-15 Sebastien Bourdeauducqdma_wishbone: small syntax simplification thanks to...
2012-01-15 Sebastien Bourdeauducqfhdl: allow None statements
2012-01-15 Sebastien Bourdeauducqwishbone_dma: convert to new endpoint API and fix some...
2012-01-15 Sebastien Bourdeauducqbus: list signals
2012-01-15 Sebastien Bourdeauducqflow: saner endpoint management
2012-01-13 Sebastien BourdeauducqWishbone: omit fixed LSBs
2012-01-10 Sebastien Bourdeauducqactorlib: Wishbone DMA read master (WIP)
2012-01-10 Sebastien Bourdeauducqrecord: return offset
2012-01-10 Sebastien Bourdeauducqflow: simplify actor fragment interface
2012-01-09 Sebastien Bourdeauducqrecord: support aligned flattening
2012-01-09 Sebastien Bourdeauducqcorelogic: FSM
2012-01-09 Sebastien Bourdeauducqrecord: cleanup
2012-01-09 Sebastien Bourdeauducqrecord: better exception code
2012-01-09 Sebastien Bourdeauducqrecord: preserve order
2012-01-09 Sebastien Bourdeauducqflow: draw network graph
2012-01-09 Sebastien Bourdeauducqflow: actor busy signal
2012-01-08 Sebastien BourdeauducqComposer (WIP)
2012-01-07 Sebastien Bourdeauducqendpoint: add _i/_o suffix on signal names
2012-01-07 Sebastien Bourdeauducqfhdl: better signal naming heuristic
2012-01-07 Sebastien Bourdeauducqconstant: equality
2012-01-07 Sebastien Bourdeauducqverilog: split comb block, use assign statements
2012-01-06 Sebastien Bourdeauducqconvtools -> tools
2012-01-06 Sebastien Bourdeauducqflow: network
2012-01-06 Sebastien Bourdeauducqrecord: compatibility check
2012-01-06 Sebastien Bourdeauducqflow: plumbing
2012-01-06 Sebastien Bourdeauducqactor: simplified automatic control
next