projects
/
yosys.git
/ shortlog
commit
grep
author
committer
pickaxe
?
search:
re
summary
| shortlog |
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
yosys.git
2019-02-08
Eddie Hung
addDff -> addDffGate as per @daveshah1
commit
|
commitdiff
|
tree
2019-02-08
Eddie Hung
Fix tabulation
commit
|
commitdiff
|
tree
2019-02-08
Eddie Hung
-module_name arg to go before -clk_name
commit
|
commitdiff
|
tree
2019-02-08
Eddie Hung
Support and differentiate between ASCII and binary...
commit
|
commitdiff
|
tree
2019-02-08
Eddie Hung
Add missing "[options]" to read_blif help
commit
|
commitdiff
|
tree
2019-02-08
Eddie Hung
Allow module name to be determined by argument too
commit
|
commitdiff
|
tree
2019-02-08
Eddie Hung
Refactor into AigerReader class
commit
|
commitdiff
|
tree
2019-02-08
Eddie Hung
Parse binary AIG files
commit
|
commitdiff
|
tree
2019-02-08
Eddie Hung
Add binary AIGs converted from AAG
commit
|
commitdiff
|
tree
2019-02-08
Eddie Hung
Refactor to parse_aiger_header()
commit
|
commitdiff
|
tree
2019-02-08
Eddie Hung
Add comment
commit
|
commitdiff
|
tree
2019-02-08
Eddie Hung
Handle reset logic in latches
commit
|
commitdiff
|
tree
2019-02-08
Eddie Hung
Change literal vars from int to unsigned
commit
|
commitdiff
|
tree
2019-02-08
Eddie Hung
Create clk outside of latch loop
commit
|
commitdiff
|
tree
2019-02-08
Eddie Hung
Handle latch symbols too
commit
|
commitdiff
|
tree
2019-02-08
Eddie Hung
Remove return after log_error
commit
|
commitdiff
|
tree
2019-02-08
Eddie Hung
Add support for symbol tables
commit
|
commitdiff
|
tree
2019-02-08
Eddie Hung
Stub for binary AIGER
commit
|
commitdiff
|
tree
2019-02-06
Eddie Hung
Refactor
commit
|
commitdiff
|
tree
2019-02-06
Eddie Hung
Merge branch 'dff_init' of https://github.com/eddiehung...
commit
|
commitdiff
|
tree
2019-02-06
Eddie Hung
Revert most of autotest.sh; for non *.v use Yosys to...
commit
|
commitdiff
|
tree
2019-02-06
Eddie Hung
Refactor
commit
|
commitdiff
|
tree
2019-02-06
Eddie Hung
write_verilog to cope with init attr on q when -noexpr
commit
|
commitdiff
|
tree
2019-02-06
Eddie Hung
Add INIT parameter to all ff/latch cells
commit
|
commitdiff
|
tree
2019-02-06
Eddie Hung
Add tests for simple cases using defparam
commit
|
commitdiff
|
tree
2019-02-06
Eddie Hung
Add -B option to autotest.sh to append to backend_opts
commit
|
commitdiff
|
tree
2019-02-06
Eddie Hung
Extend testcase
commit
|
commitdiff
|
tree
2019-02-06
Eddie Hung
Add testcase
commit
|
commitdiff
|
tree
2019-02-06
Eddie Hung
Rename ASCII tests
commit
|
commitdiff
|
tree
2019-02-06
Eddie Hung
WIP
commit
|
commitdiff
|
tree
2019-02-06
Clifford Wolf
Add missing blackslash-to-slash convertion to smtio...
commit
|
commitdiff
|
tree
2019-02-05
Eddie Hung
Add tests
commit
|
commitdiff
|
tree
2019-01-27
Clifford Wolf
Merge pull request #798 from mmicko/master
commit
|
commitdiff
|
tree
2019-01-27
Clifford Wolf
Merge pull request #800 from whitequark/write_verilog_t...
commit
|
commitdiff
|
tree
2019-01-27
Clifford Wolf
Merge branch 'whitequark-write_verilog_keyword'
commit
|
commitdiff
|
tree
2019-01-27
Clifford Wolf
Remove asicworld tests for (unsupported) switch-level...
commit
|
commitdiff
|
tree
2019-01-27
whitequark
write_verilog: write $tribuf cell as ternary.
commit
|
commitdiff
|
tree
2019-01-27
whitequark
write_verilog: escape names that match SystemVerilog...
commit
|
commitdiff
|
tree
2019-01-25
David Shah
Merge pull request #796 from whitequark/proc_clean_typo
commit
|
commitdiff
|
tree
2019-01-25
Miodrag Milanovic
Fixed Anlogic simulation model
commit
|
commitdiff
|
tree
2019-01-23
whitequark
proc_clean: fix critical typo.
commit
|
commitdiff
|
tree
2019-01-19
Clifford Wolf
Merge pull request #793 from whitequark/proc_clean_fix_...
commit
|
commitdiff
|
tree
2019-01-18
whitequark
proc_clean: fix fully def check to consider compare...
commit
|
commitdiff
|
tree
2019-01-17
Clifford Wolf
Cleanups in igloo2 example design
commit
|
commitdiff
|
tree
2019-01-17
Clifford Wolf
Add SF2 IO buffer insertion
commit
|
commitdiff
|
tree
2019-01-17
Clifford Wolf
Improve Igloo2 example
commit
|
commitdiff
|
tree
2019-01-17
Clifford Wolf
Add "synth_sf2 -vlog", fix "synth_sf2 -edif"
commit
|
commitdiff
|
tree
2019-01-17
Clifford Wolf
Add "write_edif -gndvccy"
commit
|
commitdiff
|
tree
2019-01-15
Clifford Wolf
Add optional nullstr argument to log_id()
commit
|
commitdiff
|
tree
2019-01-15
Clifford Wolf
Fix handling of $shiftx in Verilog back-end
commit
|
commitdiff
|
tree
2019-01-15
Clifford Wolf
Merge pull request #788 from whitequark/master
commit
|
commitdiff
|
tree
2019-01-15
Clifford Wolf
Merge pull request #787 from whitequark/flowmap_relax
commit
|
commitdiff
|
tree
2019-01-14
whitequark
manual: document some gates.
commit
|
commitdiff
|
tree
2019-01-14
whitequark
manual: explain $tribuf cell.
commit
|
commitdiff
|
tree
2019-01-08
Clifford Wolf
Improve igloo2 example
commit
|
commitdiff
|
tree
2019-01-08
whitequark
flowmap: clean up terminology.
commit
|
commitdiff
|
tree
2019-01-08
whitequark
flowmap: implement depth relaxation.
commit
|
commitdiff
|
tree
2019-01-07
Clifford Wolf
Fix typo in manual
commit
|
commitdiff
|
tree
2019-01-07
Clifford Wolf
Bugfix in $memrd sharing
commit
|
commitdiff
|
tree
2019-01-07
Clifford Wolf
Merge pull request #782 from whitequark/flowmap_dfs
commit
|
commitdiff
|
tree
2019-01-07
Clifford Wolf
Switch "bugpoint" from system() to run_command()
commit
|
commitdiff
|
tree
2019-01-07
Clifford Wolf
Merge pull request #783 from whitequark/bugpoint
commit
|
commitdiff
|
tree
2019-01-07
whitequark
bugpoint: new pass.
commit
|
commitdiff
|
tree
2019-01-06
whitequark
flowmap: construct a max-volume max-flow min-cut, not...
commit
|
commitdiff
|
tree
2019-01-06
Clifford Wolf
Merge pull request #780 from phire/rename_from_wire
commit
|
commitdiff
|
tree
2019-01-06
Scott Mansell
Rename cells based on the wires they drive.
commit
|
commitdiff
|
tree
2019-01-05
Clifford Wolf
Add skeleton Yosys-Libero igloo2 example project
commit
|
commitdiff
|
tree
2019-01-05
Clifford Wolf
Bugfix in Verilog string handling
commit
|
commitdiff
|
tree
2019-01-04
whitequark
flowmap: add -minlut option, to allow postprocessing...
commit
|
commitdiff
|
tree
2019-01-04
Clifford Wolf
Merge pull request #777 from mmicko/achronix_cell_sim_fix
commit
|
commitdiff
|
tree
2019-01-04
Miodrag Milanovic
Fix cells_sim.v for Achronix FPGA
commit
|
commitdiff
|
tree
2019-01-04
Clifford Wolf
Remove -m32 Verific eval lib build instructions
commit
|
commitdiff
|
tree
2019-01-04
Clifford Wolf
Merge pull request #776 from mmicko/unify_noflatten
commit
|
commitdiff
|
tree
2019-01-04
Clifford Wolf
Update Verific default path
commit
|
commitdiff
|
tree
2019-01-04
whitequark
flowmap: cleanup for clarity. NFCI.
commit
|
commitdiff
|
tree
2019-01-04
Miodrag Milanovic
Unify usage of noflatten among architectures
commit
|
commitdiff
|
tree
2019-01-04
whitequark
flowmap: improve debug graph output. NFC.
commit
|
commitdiff
|
tree
2019-01-04
whitequark
flowmap: add link to longer version of paper. NFC.
commit
|
commitdiff
|
tree
2019-01-03
Clifford Wolf
Merge pull request #775 from whitequark/opt_flowmap
commit
|
commitdiff
|
tree
2019-01-03
whitequark
flowmap: new techmap pass.
commit
|
commitdiff
|
tree
2019-01-02
Clifford Wolf
Merge pull request #770 from whitequark/opt_expr_cmp
commit
|
commitdiff
|
tree
2019-01-02
whitequark
opt_expr: improve simplification of comparisons with...
commit
|
commitdiff
|
tree
2019-01-02
Clifford Wolf
Merge pull request #755 from Icenowy/anlogic-dram-init
commit
|
commitdiff
|
tree
2019-01-02
Clifford Wolf
Merge branch 'master' of github.com:YosysHQ/yosys
commit
|
commitdiff
|
tree
2019-01-02
Clifford Wolf
Merge pull request #750 from Icenowy/anlogic-ff-init
commit
|
commitdiff
|
tree
2019-01-02
Clifford Wolf
Merge pull request #773 from whitequark/opt_lut_elim_fixes
commit
|
commitdiff
|
tree
2019-01-02
Clifford Wolf
Merge pull request #772 from whitequark/synth_lut
commit
|
commitdiff
|
tree
2019-01-02
Clifford Wolf
Merge pull request #771 from whitequark/techmap_cmp2lut
commit
|
commitdiff
|
tree
2019-01-02
Clifford Wolf
Improve VerificImporter support for writes to asymmetri...
commit
|
commitdiff
|
tree
2019-01-02
Clifford Wolf
Fix VerificImporter asymmetric memories error message
commit
|
commitdiff
|
tree
2019-01-02
Clifford Wolf
Merge pull request #769 from whitequark/typos
commit
|
commitdiff
|
tree
2019-01-02
whitequark
Fix typographical and grammatical errors and inconsiste...
commit
|
commitdiff
|
tree
2019-01-02
whitequark
opt_lut: reflect changes in sigmap.
commit
|
commitdiff
|
tree
2019-01-02
whitequark
opt_lut: use a worklist, and revisit cells affected...
commit
|
commitdiff
|
tree
2019-01-02
whitequark
opt_lut: count eliminated cells, and set opt.did_someth...
commit
|
commitdiff
|
tree
2019-01-02
whitequark
synth_ice40: use 4-LUT coarse synthesis mode.
commit
|
commitdiff
|
tree
2019-01-02
whitequark
synth: add k-LUT mode.
commit
|
commitdiff
|
tree
2019-01-02
whitequark
synth: improve script documentation. NFC.
commit
|
commitdiff
|
tree
2019-01-02
whitequark
cmp2lut: new techmap pass.
commit
|
commitdiff
|
tree
2019-01-02
whitequark
opt_expr: refactor simplification of unsigned X<onehot...
commit
|
commitdiff
|
tree
next