projects
/
yosys.git
/ shortlog
commit
grep
author
committer
pickaxe
?
search:
re
summary
| shortlog |
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
yosys.git
2021-02-23
William D....
machxo2: Fix typos in FACADE_FF sim model.
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Fix naming of TRELLIS_IO ports to match PIO...
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Improve help_mode output in synth_machxo2.
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Use attrmvcp pass to move LOC and src attribut...
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Add missing OSCH oscillator primitive.
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Add believed-to-be-correct tribuf test.
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Add passing fsm, mux, and shifter tests.
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Add add_sub test. Fix tests to include FACADE_...
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Add -noiopad option to synth_machxo2.
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Use correct INITVAL for LUT1 in FACADE_SLICE.
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Fix cells_sim typo where OFX1 was multiply...
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: synth_machxo2 now maps ports to FACADE_IO.
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Add initial value for Q in FACADE_FF.
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Add FACADE_IO simulation model. More comments...
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Add FACADE_SLICE simulation model.
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Improve FACADE_FF simulation model.
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Improve LUT4 techmap. Use same output port...
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Add dffe test.
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Add dff.ys test, fix another cells_map.v typo.
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Fix more oversights in machxo2 models. logic...
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Add test/arch/machxo2 directory (test does...
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Fix typos. test/arch/run-test.sh passes.
commit
|
commitdiff
|
tree
2021-02-23
William D....
machxo2: Create basic techlibs and synth_machxo2 pass.
commit
|
commitdiff
|
tree
2021-02-22
Karol Gugala
frontend: json: parse negative values
commit
|
commitdiff
|
tree
2021-02-22
Marcelina Kościelnicka
assertpmux: Fix crash on unused $pmux output.
commit
|
commitdiff
|
tree
2021-02-21
whitequark
Merge pull request #2586 from zachjs/tern-recurse
commit
|
commitdiff
|
tree
2021-02-21
whitequark
Merge pull request #2591 from zachjs/verilog-preproc...
commit
|
commitdiff
|
tree
2021-02-19
Zachary Snow
verilog: error on macro invocations with missing argume...
commit
|
commitdiff
|
tree
2021-02-18
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-02-17
Claire Xen
Merge pull request #2590 from RobertBaruch/fix_fast_sop...
commit
|
commitdiff
|
tree
2021-02-17
Robert Baruch
Fixes command line for abc pass in -fast -sop mode
commit
|
commitdiff
|
tree
2021-02-16
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-02-15
Claire Xen
Merge pull request #2574 from dh73/master
commit
|
commitdiff
|
tree
2021-02-13
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-02-12
Zachary Snow
verilog: support recursive functions using ternary...
commit
|
commitdiff
|
tree
2021-02-12
gatecat
Merge pull request #2585 from YosysHQ/dave/nexus-dotproduct
commit
|
commitdiff
|
tree
2021-02-12
Miodrag Milanovic
Ganulate Verific support
commit
|
commitdiff
|
tree
2021-02-12
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-02-11
whitequark
Merge pull request #2573 from zachjs/repeat-call
commit
|
commitdiff
|
tree
2021-02-11
Zachary Snow
Merge pull request #2578 from zachjs/genblk-port
commit
|
commitdiff
|
tree
2021-02-11
Zachary Snow
Merge pull request #2584 from antmicro/atom_type_signedness
commit
|
commitdiff
|
tree
2021-02-11
Kamil Rakoczy
Add missing is_signed to type_atom
commit
|
commitdiff
|
tree
2021-02-07
Zachary Snow
verlog: allow shadowing module ports within generate...
commit
|
commitdiff
|
tree
2021-02-07
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-02-06
whitequark
Merge pull request #2576 from zachjs/port-bind-sign...
commit
|
commitdiff
|
tree
2021-02-06
Zachary Snow
genrtlil: fix signed port connection codegen failures
commit
|
commitdiff
|
tree
2021-02-06
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-02-05
whitequark
Merge pull request #2572 from antmicro/check-labels
commit
|
commitdiff
|
tree
2021-02-05
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-02-04
Diego H
Accept disable case for SVA liveness properties.
commit
|
commitdiff
|
tree
2021-02-04
Kamil Rakoczy
Add check of begin/end labels for genblock
commit
|
commitdiff
|
tree
2021-02-04
Zachary Snow
verilog: refactored constant function evaluation
commit
|
commitdiff
|
tree
2021-02-04
whitequark
Merge pull request #2529 from zachjs/unnamed-genblk
commit
|
commitdiff
|
tree
2021-02-04
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-02-03
whitequark
Merge pull request #2436 from dalance/fix_generate
commit
|
commitdiff
|
tree
2021-01-31
Zachary Snow
verilog: significant block scoping improvements
commit
|
commitdiff
|
tree
2021-01-31
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-01-30
Miodrag Milanovic
Require latest Verific build
commit
|
commitdiff
|
tree
2021-01-30
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-01-29
Marcelina Kościelnicka
ast: fix dump_vlog display of casex/casez
commit
|
commitdiff
|
tree
2021-01-29
whitequark
Merge pull request #2564 from whitequark/flatten-improv...
commit
|
commitdiff
|
tree
2021-01-29
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-01-28
whitequark
Merge pull request #2569 from zachjs/macro-arg-surround...
commit
|
commitdiff
|
tree
2021-01-28
Claire Xen
Merge pull request #2535 from Ravenslofty/scc-specify
commit
|
commitdiff
|
tree
2021-01-28
Zachary Snow
verilog: strip leading and trailing spaces in macro...
commit
|
commitdiff
|
tree
2021-01-27
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-01-26
Marcelina Kościelnicka
xilinx_dffopt: Don't crash on missing IS_*_INVERTED.
commit
|
commitdiff
|
tree
2021-01-26
Marcelina Kościelnicka
xilinx: Add FDRSE_1, FDCPE_1.
commit
|
commitdiff
|
tree
2021-01-26
whitequark
Merge pull request #2563 from whitequark/cxxrtl-msvc
commit
|
commitdiff
|
tree
2021-01-26
whitequark
Merge pull request #2544 from modwizcode/fix-clock
commit
|
commitdiff
|
tree
2021-01-26
whitequark
flatten: clarify confusing error message.
commit
|
commitdiff
|
tree
2021-01-26
whitequark
cxxrtl: do not use `->template` for non-dependent names.
commit
|
commitdiff
|
tree
2021-01-26
Dan Ravensloft
scc: Add -specify option to find loops in boxes
commit
|
commitdiff
|
tree
2021-01-26
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-01-25
whitequark
Merge pull request #2549 from pgadfort/support-multiple...
commit
|
commitdiff
|
tree
2021-01-25
whitequark
Merge pull request #2550 from zachjs/macro-arg-spaces
commit
|
commitdiff
|
tree
2021-01-25
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-01-24
Claire Xen
Merge pull request #2558 from YosysHQ/dave/chandle-dpi
commit
|
commitdiff
|
tree
2021-01-23
David Shah
dpi: Support for chandle type
commit
|
commitdiff
|
tree
2021-01-22
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-01-21
Miodrag Milanović
Merge pull request #2553 from zachjs/rand-const-modifiers
commit
|
commitdiff
|
tree
2021-01-21
Zachary Snow
Allow combination of rand and const modifiers
commit
|
commitdiff
|
tree
2021-01-21
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-01-20
Claire Xen
Merge pull request #2552 from YosysHQ/claire/yosyshq
commit
|
commitdiff
|
tree
2021-01-20
Claire Xenia...
Switch verific bindings from Symbiotic EDA flavored...
commit
|
commitdiff
|
tree
2021-01-20
Miodrag Milanović
Merge pull request #2536 from TobiasFaller/master
commit
|
commitdiff
|
tree
2021-01-20
Miodrag Milanović
Merge pull request #2551 from zachjs/wire-logic
commit
|
commitdiff
|
tree
2021-01-20
Zachary Snow
sv: fix support wire and var data type modifiers
commit
|
commitdiff
|
tree
2021-01-20
Zachary Snow
verilog: allow spaces in macro arguments
commit
|
commitdiff
|
tree
2021-01-19
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-01-18
Peter Gadfort
adding support for passing multiple liberty files to abc
commit
|
commitdiff
|
tree
2021-01-18
whitequark
Merge pull request #2547 from zachjs/plugin-so-dsym
commit
|
commitdiff
|
tree
2021-01-18
whitequark
Merge pull request #2312 from antmicro/typedef-inout
commit
|
commitdiff
|
tree
2021-01-18
Zachary Snow
Add plugin.so.dSYM to .gitignore
commit
|
commitdiff
|
tree
2021-01-18
Kamil Rakoczy
Add typedef input/output test
commit
|
commitdiff
|
tree
2021-01-18
Kamil Rakoczy
Fix input/output attributes when resolving typedef...
commit
|
commitdiff
|
tree
2021-01-18
Lukasz Dalek
Parse package user type in module port list
commit
|
commitdiff
|
tree
2021-01-15
Iris Johnson
Improves the previous commit with a more complete cover...
commit
|
commitdiff
|
tree
2021-01-15
Yosys Bot
Bump version
commit
|
commitdiff
|
tree
2021-01-14
Iris Johnson
Handle sliced bits as clock inputs (fixes #2542)
commit
|
commitdiff
|
tree
next