projects
/
yosys.git
/ shortlog
commit
grep
author
committer
pickaxe
?
search:
re
summary
| shortlog |
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
yosys.git
2019-12-19
Marcin Kościelnicki
xilinx: Add simulation models for remaining CLB primitives.
commit
|
commitdiff
|
tree
2019-12-19
Marcin Kościelnicki
xilinx_dffopt: Keep order of LUT inputs.
commit
|
commitdiff
|
tree
2019-12-18
Eddie Hung
Add "scratchpad" to CHANGELOG
commit
|
commitdiff
|
tree
2019-12-18
Eddie Hung
Merge branch 'master' of github.com:YosysHQ/yosys
commit
|
commitdiff
|
tree
2019-12-18
David Shah
Merge pull request #1563 from YosysHQ/dave/async-prld
commit
|
commitdiff
|
tree
2019-12-18
Eddie Hung
Merge pull request #1572 from nakengelhardt/scratchpad_pass
commit
|
commitdiff
|
tree
2019-12-18
Eddie Hung
Merge pull request #1584 from YosysHQ/mwk/xilinx-flaky...
commit
|
commitdiff
|
tree
2019-12-18
Marcin Kościelnicki
tests/xilinx: fix flaky mux test
commit
|
commitdiff
|
tree
2019-12-18
Marcin Kościelnicki
xilinx: Add xilinx_dffopt pass (#1557)
commit
|
commitdiff
|
tree
2019-12-18
Marcin Kościelnicki
xilinx: Improve flip-flop handling.
commit
|
commitdiff
|
tree
2019-12-18
Clifford Wolf
Send people to symbioticeda.com instead of verific.com
commit
|
commitdiff
|
tree
2019-12-18
N. Engelhardt
use extra_args
commit
|
commitdiff
|
tree
2019-12-17
Eddie Hung
Cleanup
commit
|
commitdiff
|
tree
2019-12-17
Eddie Hung
Merge pull request #1574 from YosysHQ/eddie/xilinx_lutram
commit
|
commitdiff
|
tree
2019-12-17
Eddie Hung
Merge pull request #1521 from dh73/diego/memattr
commit
|
commitdiff
|
tree
2019-12-17
Eddie Hung
Enforce non-existence
commit
|
commitdiff
|
tree
2019-12-16
Eddie Hung
Update doc
commit
|
commitdiff
|
tree
2019-12-16
Eddie Hung
Add another test
commit
|
commitdiff
|
tree
2019-12-16
Eddie Hung
More sloppiness, thanks @dh73 for spotting
commit
|
commitdiff
|
tree
2019-12-16
Eddie Hung
Accidentally commented out tests
commit
|
commitdiff
|
tree
2019-12-16
Eddie Hung
Add unconditional match blocks for force RAM
commit
|
commitdiff
|
tree
2019-12-16
Eddie Hung
Oops
commit
|
commitdiff
|
tree
2019-12-16
Eddie Hung
Merge blockram tests
commit
|
commitdiff
|
tree
2019-12-16
Eddie Hung
Update xc7/xcu bram rules
commit
|
commitdiff
|
tree
2019-12-16
Eddie Hung
Implement 'attributes' grammar
commit
|
commitdiff
|
tree
2019-12-16
Eddie Hung
Merge branch 'diego/memattr' of https://github.com...
commit
|
commitdiff
|
tree
2019-12-16
Eddie Hung
Merge branch 'eddie/xilinx_lutram' of github.com:YosysH...
commit
|
commitdiff
|
tree
2019-12-16
Eddie Hung
Populate DID/DOD even if unused
commit
|
commitdiff
|
tree
2019-12-16
Eddie Hung
Rename *RAM{32,64}M rules to RAM{32X2,64X1}Q
commit
|
commitdiff
|
tree
2019-12-16
Diego H
Fixing compiler warning/issues. Moving test script...
commit
|
commitdiff
|
tree
2019-12-16
N. Engelhardt
add assert option to scratchpad command
commit
|
commitdiff
|
tree
2019-12-16
Diego H
Removing fixed attribute value to !ramstyle rules
commit
|
commitdiff
|
tree
2019-12-16
Diego H
Merging attribute rules into a single match block;...
commit
|
commitdiff
|
tree
2019-12-16
Eddie Hung
Merge pull request #1575 from rodrigomelo9/master
commit
|
commitdiff
|
tree
2019-12-16
Eddie Hung
Merge pull request #1577 from gromero/for-yosys
commit
|
commitdiff
|
tree
2019-12-16
Eddie Hung
Merge pull request #1578 from noopwafel/eqneq-debug
commit
|
commitdiff
|
tree
2019-12-15
Alyssa Milburn
Fix opt_expr.eqneq.cmpzero debug print
commit
|
commitdiff
|
tree
2019-12-13
Diego H
Refactoring memory attribute matching based on IEEE...
commit
|
commitdiff
|
tree
2019-12-13
Eddie Hung
Merge pull request #1533 from dh73/bram_xilinx
commit
|
commitdiff
|
tree
2019-12-13
Eddie Hung
Disable RAM16X1D test
commit
|
commitdiff
|
tree
2019-12-13
Eddie Hung
Disable RAM16X1D match rule; carry-over from LUT4 arches
commit
|
commitdiff
|
tree
2019-12-13
Eddie Hung
RAM64M8 to also have [5:0] for address
commit
|
commitdiff
|
tree
2019-12-13
Diego H
Renaming BRAM memory tests for the sake of uniformity
commit
|
commitdiff
|
tree
2019-12-13
Rodrigo Alejandro...
Fixed some missing "verilog_" in documentation
commit
|
commitdiff
|
tree
2019-12-13
N. Engelhardt
add periods and newlines to help message
commit
|
commitdiff
|
tree
2019-12-13
Eddie Hung
Remove extraneous synth_xilinx call
commit
|
commitdiff
|
tree
2019-12-13
Eddie Hung
Add tests for these new models
commit
|
commitdiff
|
tree
2019-12-13
Eddie Hung
Add RAM32X6SDP and RAM64X3SDP modes
commit
|
commitdiff
|
tree
2019-12-13
Eddie Hung
Fix RAM64M model to have 6 bit address bus
commit
|
commitdiff
|
tree
2019-12-13
Eddie Hung
Add #1460 testcase
commit
|
commitdiff
|
tree
2019-12-13
Eddie Hung
Add memory rules for RAM16X1D, RAM32M, RAM64M
commit
|
commitdiff
|
tree
2019-12-13
Eddie Hung
Rename memory tests to lutram, add more xilinx tests
commit
|
commitdiff
|
tree
2019-12-12
Diego H
Fixing citation in xc7_xcu_brams.txt file. Fixing RAMB3...
commit
|
commitdiff
|
tree
2019-12-12
Eddie Hung
abc9_map.v: fix Xilinx LUTRAM
commit
|
commitdiff
|
tree
2019-12-12
Diego H
Adding a note (TODO) in the memory_params.ys check...
commit
|
commitdiff
|
tree
2019-12-12
N. Engelhardt
add test and make help message more verbose
commit
|
commitdiff
|
tree
2019-12-12
Diego H
Updating RAMB36E1 thresholds. Adding test for both...
commit
|
commitdiff
|
tree
2019-12-12
Diego H
Merge https://github.com/YosysHQ/yosys into bram_xilinx
commit
|
commitdiff
|
tree
2019-12-12
N. Engelhardt
add a command to read/modify scratchpad contents
commit
|
commitdiff
|
tree
2019-12-12
Eddie Hung
Update README.md :: abc_ -> abc9_
commit
|
commitdiff
|
tree
2019-12-11
Eddie Hung
Fix bitwidth mismatch; suppresses iverilog warning
commit
|
commitdiff
|
tree
2019-12-11
Gustavo Romero
manual: Fix text in Abstract section
commit
|
commitdiff
|
tree
2019-12-11
David Shah
Merge pull request #1564 from ZirconiumX/intel_housekeeping
commit
|
commitdiff
|
tree
2019-12-10
Dan Ravensloft
synth_intel: a10gx -> arria10gx
commit
|
commitdiff
|
tree
2019-12-10
Dan Ravensloft
synth_intel: cyclone10 -> cyclone10lp
commit
|
commitdiff
|
tree
2019-12-10
Eddie Hung
Merge pull request #1545 from YosysHQ/eddie/ice40_wrapc...
commit
|
commitdiff
|
tree
2019-12-09
Eddie Hung
ice40_opt to restore attributes/name when unwrapping
commit
|
commitdiff
|
tree
2019-12-09
Eddie Hung
ice40_wrapcarry -unwrap to preserve 'src' attribute
commit
|
commitdiff
|
tree
2019-12-09
Eddie Hung
unmap $__ICE40_CARRY_WRAPPER in test
commit
|
commitdiff
|
tree
2019-12-09
Eddie Hung
-unwrap to create $lut not SB_LUT4 for opt_lut
commit
|
commitdiff
|
tree
2019-12-09
Eddie Hung
Sensitive to direct inst of $__ICE40_CARRY_WRAPPER...
commit
|
commitdiff
|
tree
2019-12-09
Eddie Hung
ice40_wrapcarry to really preserve attributes via ...
commit
|
commitdiff
|
tree
2019-12-07
David Shah
ecp5: Add support for mapping PRLD FFs
commit
|
commitdiff
|
tree
2019-12-07
Eddie Hung
Merge pull request #1555 from antmicro/fix-macc-xilinx...
commit
|
commitdiff
|
tree
2019-12-07
Eddie Hung
Drop keep=0 attributes on SB_CARRY
commit
|
commitdiff
|
tree
2019-12-06
Jan Kowalewski
tests: arch: xilinx: Change order of arguments in macc.sh
commit
|
commitdiff
|
tree
2019-12-05
Clifford Wolf
Merge pull request #1551 from whitequark/manual-cell...
commit
|
commitdiff
|
tree
2019-12-05
Eddie Hung
Merge SB_CARRY+SB_LUT4's attributes when creating ...
commit
|
commitdiff
|
tree
2019-12-05
Eddie Hung
Add WIP test for unwrapping $__ICE40_CARRY_WRAPPER
commit
|
commitdiff
|
tree
2019-12-04
whitequark
kernel: require \B_SIGNED=0 on $shl, $sshl, $shr, ...
commit
|
commitdiff
|
tree
2019-12-04
whitequark
manual: document behavior of many comb cells more preci...
commit
|
commitdiff
|
tree
2019-12-04
Marcin Kościelnicki
xilinx: Add tristate buffer mapping. (#1528)
commit
|
commitdiff
|
tree
2019-12-04
Marcin Kościelnicki
iopadmap: Refactor and fix tristate buffer mapping...
commit
|
commitdiff
|
tree
2019-12-04
Marcin Kościelnicki
xilinx: Add models for LUTRAM cells. (#1537)
commit
|
commitdiff
|
tree
2019-12-03
Eddie Hung
Check SB_CARRY name also preserved
commit
|
commitdiff
|
tree
2019-12-03
Eddie Hung
$__ICE40_CARRY_WRAPPER to use _TECHMAP_REPLACE_ for...
commit
|
commitdiff
|
tree
2019-12-03
Eddie Hung
ice40_opt to ignore (* keep *) -ed cells
commit
|
commitdiff
|
tree
2019-12-03
Eddie Hung
ice40_wrapcarry to preserve SB_CARRY's attributes
commit
|
commitdiff
|
tree
2019-12-03
Eddie Hung
Add testcase
commit
|
commitdiff
|
tree
2019-12-03
Clifford Wolf
Merge pull request #1524 from pepijndevos/gowindffinit
commit
|
commitdiff
|
tree
2019-12-03
Pepijn de Vos
update test
commit
|
commitdiff
|
tree
2019-12-03
Pepijn de Vos
Use -match-init to not synth contradicting init values
commit
|
commitdiff
|
tree
2019-12-02
David Shah
Merge pull request #1542 from YosysHQ/dave/abc9-loop-fix
commit
|
commitdiff
|
tree
2019-12-02
Clifford Wolf
Merge pull request #1539 from YosysHQ/mwk/ilang-bounds...
commit
|
commitdiff
|
tree
2019-12-01
David Shah
abc9: Fix breaking of SCCs
commit
|
commitdiff
|
tree
2019-11-29
Miodrag Milanović
Merge pull request #1540 from YosysHQ/mwk/xilinx-bufpll
commit
|
commitdiff
|
tree
2019-11-29
Marcin Kościelnicki
xilinx: Add missing blackbox cell for BUFPLL.
commit
|
commitdiff
|
tree
2019-11-28
Eddie Hung
Revert "Fold loop"
commit
|
commitdiff
|
tree
2019-11-27
Marcin Kościelnicki
read_ilang: do bounds checking on bit indices
commit
|
commitdiff
|
tree
2019-11-27
Diego H
Adjusting Vivado's BRAM min bits threshold for RAMB18E1
commit
|
commitdiff
|
tree
next