gem5.git
2019-09-09 Giacomo Travaglinidev-arm: Cleanup GICv3 initialization
2019-09-09 Giacomo Travaglinidev-arm: Initialize GICD_TYPER once at construction...
2019-09-09 Giacomo Travaglinidev-arm: Writes to IGRPEN1_EL3 triggering update
2019-09-09 Giacomo Travaglinidev-arm: Fix GICv3 ITS cmdq wrapping
2019-09-09 Giacomo Travaglinidev-arm: Fix mapping between IGRPEN1_EL3 and IGRPEN1_EL1
2019-09-09 Giacomo Travaglinidev-arm: Implement message-based SPIs
2019-09-09 Gabe Blackdev: Scrub out some lingering uses of MemObject.
2019-09-07 Giacomo Travaglinidev-arm: Add GICD_SGIR register
2019-09-07 Gabe Blackpython: Make the dot writer handle unconnected Port...
2019-09-06 Giacomo Travaglinidev: Enable Terminal output's dump to stdout
2019-09-06 Giacomo Travaglinidev-arm: State update when setting MISCREG_ICC_IGRPENx...
2019-09-06 Giacomo Travagliniarch-arm, dev-arm: MISCREG_ICC_IGRPEN1_EL1 using AA64...
2019-09-06 Giacomo Travagliniarch-arm, dev-arm: MISCREG_ICC_AP1R0_EL1 using AA64...
2019-09-06 Giacomo Travagliniarch-arm, dev-arm: MISCREG_ICC_CTLR_EL1 using AA64...
2019-09-06 Giacomo Travagliniarch-arm: MISCREG_ICC_BPR1_EL1 using AA64 banking
2019-09-06 Giacomo Travaglinidev-arm: Add read/writeBanked helpers to GICv3
2019-09-06 Giacomo Travagliniarch-arm: Add explicit AArch64 MiscReg banking
2019-09-06 Giacomo Travagliniarch-arm: Use same template across all MSR inst
2019-09-06 Giacomo Travagliniarch-arm: SySDC64 Instructions (CMO) using MiscRegIndex
2019-09-06 Chun-Chen TK Hsudev: Fix segmentation fault in VirtIOBlock
2019-09-06 Ciro Santilliarch-arm: fix GDB stub after SVE
2019-09-06 Giacomo Travaglinidev-arm: Rewrite ICC_BPR0/ICC_BPR1 handling
2019-09-06 Giacomo Travaglinidev-arm: Add GICv3 unimplemented Hyp Active Priorities...
2019-09-06 Giacomo Travaglinidev-arm: Allow 32-bit access to GITS_TYPER
2019-09-06 Giacomo Travaglinidev-arm: Cpu interface groupEnabled check for global...
2019-09-06 Giacomo Travaglinidev-arm: Check if INTID group is enabled when reading...
2019-09-06 Giacomo Travaglinidev-arm: Writing GICD_CTLR should trigger an update
2019-09-06 Giacomo Travaglinidev-arm: Rewrite GICv3 update
2019-09-06 Giacomo Travaglinidev-arm: Fix GICv3 IGRPMOD writes
2019-09-06 Giacomo Travagliniarch-arm: SGI registers undecoded in AArch32
2019-09-06 Giacomo Travagliniarch-arm: Fix read/setMiscReg for AArch32 GICv3 ICC...
2019-09-06 Giacomo Travaglinidev-arm: Fix SGI generation
2019-09-06 Adrian Herreradev-arm: Gicv3 ITS device tree autogen
2019-09-06 Adrian Herreradev-arm: modify GICv3 ITS default addr
2019-09-05 Pouya Fotouhiarch-x86: Adding warning for movnti
2019-09-05 Giacomo Travaglinidev-arm: Improper translation slot release in SMMUv3
2019-09-05 Jan-Peter Larssondev-arm: Implement invalidateASID in SMMUv3 WalkCache
2019-09-05 Adrian Herreradev-arm: Implement invalidateVA/VAA in SMMUv3 WalkCache
2019-09-05 Pouya Fotouhiarch-x86: implement movntq/movntdq instructions
2019-09-04 Ciro Santillicpu: reset byte_enable across writeMem calls
2019-09-04 Gabe Blackdev: Templatize PioPort.
2019-09-03 Srikant Bharadwajruby: Fix the way stall map size is checked for availab...
2019-09-03 Daniel R. Carvalhoconfigs: Fix replacement policy assignment
2019-09-02 Andreas Sandbergstats: Create HDF5 stat files relative to simout
2019-09-02 Doğukan Korkmaztürkstats: Catch exceptions by const reference
2019-09-02 Andreas Sandbergstats: Add support for listing available formats
2019-08-30 Giacomo Travagliniarm,kvm: Fix python imports from global namespace
2019-08-29 Daniel R. Carvalhomem-cache: Use SatCounter for RRPV
2019-08-29 Daniel R. Carvalhobase: Add function to saturate SatCounter
2019-08-29 Andreas Sandbergstats: Add beta support for HDF5 stat dumps
2019-08-29 Andreas Sandbergmem: Convert CommMonitor to the new stat framework
2019-08-29 Andreas Sandbergcpu: Convert traffic gen to use new stats
2019-08-29 Andreas Sandbergstats: Add support for partial stat dumps
2019-08-29 Andreas Sandbergstats: Add support for hierarchical stats
2019-08-28 Daniel R. Carvalhomem-ruby: Define BloomFilter namespace
2019-08-28 Daniel R. Carvalhomem-ruby: Make H3 inherit from MultiBitSelBloomFilter
2019-08-28 Daniel R. Carvalhomem-ruby: Finish implementing BloomFilter merge
2019-08-28 Daniel R. Carvalhomem-ruby: Remove NonCountingBloomFilter
2019-08-28 Daniel R. Carvalhomem-ruby: Make MultiGrainBloomFilter generic
2019-08-28 Daniel R. Carvalhomem-ruby: Parameterize xor bits in BlockBloomFilter
2019-08-28 Gabe Blackcpu: Make get(Data|Inst)Port return a Port and not...
2019-08-28 Gabe Blackcpu, mem: Add new getSendFunctional method to the base...
2019-08-28 Gabe Blackmem: Make PortProxy use a delegate for a sendFunctional...
2019-08-28 Gabe Blackcpu: Move the instruction port into o3's fetch stage.
2019-08-28 Gabe Blackcpu: Move O3's data port into the LSQ.
2019-08-28 Gabe Blackmem: Eliminate the Base(Slave|Master)Port classes.
2019-08-27 Gabe Blackcpu, dev, mem: Use the new Port methods.
2019-08-27 Gabe Blacksim: Add a << overload for the Port class which prints...
2019-08-27 Gabe Blacksim: Add a takeOverFrom method to the base Port class.
2019-08-27 Gabe Blackmem, sim, systemc: Reorganize Port and co.s bind, unbin...
2019-08-26 Giacomo Travaglinidev-arm: Fix GICv3 ITS indexing error
2019-08-26 Giacomo Travaglinidev-arm: Fix GITS_BASER initialization/access
2019-08-23 Alec Roelkearch-riscv: fix GDB register cache
2019-08-23 Gabe Blackmem: Put gem5 protocols in their own directory.
2019-08-23 Gabe Blackmem: Move ruby protocols into a directory called ruby_p...
2019-08-23 Gabe Blackmem: Split the various protocols out of the gem5 master...
2019-08-22 Ciro Santillimem-ruby: fix build with PROTOCOL=MOESI_hammer
2019-08-22 Giacomo Travaglinidev-arm: Start using GITS_CTLR.quiescent bit
2019-08-22 Giacomo Travaglinidev-arm: Allow 32 bit accesses to GITS_C(WRITER/READR...
2019-08-22 Adrian Herreradev-arm,system-arm: missing GICv3 ranges property
2019-08-21 Adrian Herreraconfigs: root, platform options in fs bigLITTLE
2019-08-21 Yifei Liuarch-riscv: Update register file
2019-08-21 Ciro Santilliarch-arm, cpu: fix ARM ubsan build on GCC 7.4.0
2019-08-21 Ciro Santillibase: assert that stats bucket size is greater than 0
2019-08-21 Chun-Chen TK Hsuarch-arm: Fix implicit fallthrough build errors
2019-08-20 Giacomo Travaglinidev-arm: Add redistributor-stride property to GICv3
2019-08-20 Giacomo Travagliniarch-arm: Replace occ of opModeToEL(currOpMode/cpsr...
2019-08-20 Giacomo Travagliniarch-arm: Replace direct use cpsr.el with currEL helper
2019-08-20 Giacomo Travagliniarch-arm: Overload currEL helper with CPSR argument
2019-08-20 Giacomo Travagliniarch-arm: Rewrite the currEL helper method to use opMod...
2019-08-20 Giacomo Travaglinidev-arm: Add GITS_PIDR2 register to the ITS memory map
2019-08-20 Giacomo Travaglinidev-arm: Add Gicv3Distributor members for GICv3 GICD_PIDRx
2019-08-19 Pablo Prietomem-ruby, arch-hsail: Removed hit latency from VIPERCoa...
2019-08-16 Gabe Blackx86: Stop CPUID from claiming we support xsave.
2019-08-15 Gabe Blackx86: Make unsuccessful CPUID instructions zero the...
2019-08-13 Gabe Blacksim: Add a hook Clocked objects can implement for frequ...
2019-08-13 Gabe Blacksim: Clean up some mild style bugs in clocked_object.hh.
2019-08-13 Pouya Fotouhimem-ruby: Use check_on_cache_probe on MI
2019-08-13 Pouya Fotouhimem-ruby: Use check_on_cache_probe on MOESI hammer
2019-08-13 Pouya Fotouhimem-ruby: Use check_on_cache_probe on MOESI CMP
next