projects
/
yosys.git
/ shortlog
commit
grep
author
committer
pickaxe
?
search:
re
summary
| shortlog |
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
yosys.git
2017-02-04
Clifford Wolf
Add assert/assume support to verific front-end
commit
|
commitdiff
|
tree
2017-02-01
Clifford Wolf
Update ABC to hg rev fe96921e5d50
commit
|
commitdiff
|
tree
2017-02-01
Clifford Wolf
Update ABC scripts to use "&nf" instead of "map"
commit
|
commitdiff
|
tree
2017-01-31
Clifford Wolf
Merge branch 'C-Elegans-opt_compare_pr'
commit
|
commitdiff
|
tree
2017-01-31
Clifford Wolf
Fix indenting and log messages in code merged from...
commit
|
commitdiff
|
tree
2017-01-31
Clifford Wolf
Merge branch 'opt_compare_pr' of https://github.com...
commit
|
commitdiff
|
tree
2017-01-31
Clifford Wolf
Improve opt_rmdff support for $dlatch cells
commit
|
commitdiff
|
tree
2017-01-30
C-Elegans
Refactor and generalize the comparision optimization
commit
|
commitdiff
|
tree
2017-01-30
Clifford Wolf
Add "yosys-smtbmc --aig <aim_filename>:<aiw_filename...
commit
|
commitdiff
|
tree
2017-01-30
Clifford Wolf
Add $ff and $_FF_ support to equiv_simple
commit
|
commitdiff
|
tree
2017-01-28
Clifford Wolf
Add "yosys-smtbmc --aig-noheader" and AIGER mem init...
commit
|
commitdiff
|
tree
2017-01-26
Clifford Wolf
Be more conservative with merging large cells into...
commit
|
commitdiff
|
tree
2017-01-26
Clifford Wolf
Add warnings for quickly growing FSM table size in...
commit
|
commitdiff
|
tree
2017-01-26
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
commit
|
commitdiff
|
tree
2017-01-25
Clifford Wolf
Fix RTLIL::Memory::start_offset initialization
commit
|
commitdiff
|
tree
2017-01-21
C-Elegans
Do not use b.as_int() in calculation of bit set
commit
|
commitdiff
|
tree
2017-01-17
Clifford Wolf
Add "enum" and "typedef" lexer support
commit
|
commitdiff
|
tree
2017-01-16
C-Elegans
Optimize compares to powers of 2
commit
|
commitdiff
|
tree
2017-01-16
Clifford Wolf
Merge pull request #293 from thoughtpolice/minor-cleanup
commit
|
commitdiff
|
tree
2017-01-15
Austin Seipp
passes/hierarchy: delete some dead code
commit
|
commitdiff
|
tree
2017-01-15
C-Elegans
Fix issue #269, optimize signed compare with 0
commit
|
commitdiff
|
tree
2017-01-15
Clifford Wolf
Fix bug in AstNode::mem2reg_as_needed_pass2()
commit
|
commitdiff
|
tree
2017-01-11
Clifford Wolf
Fix $initstate handling bug in yosys-smtbmc
commit
|
commitdiff
|
tree
2017-01-11
Clifford Wolf
Update ABC to hg id f8cadfe3861f
commit
|
commitdiff
|
tree
2017-01-08
Clifford Wolf
Updated ABC to hg id 38b26a543f1d
commit
|
commitdiff
|
tree
2017-01-05
Clifford Wolf
Fixed handling of local memories in functions
commit
|
commitdiff
|
tree
2017-01-04
Clifford Wolf
Added "check -initdrv"
commit
|
commitdiff
|
tree
2017-01-04
Clifford Wolf
Added handling of local memories and error for local...
commit
|
commitdiff
|
tree
2017-01-04
Clifford Wolf
Implicitly set "yosys-smtbmc --noprogress" on windows
commit
|
commitdiff
|
tree
2017-01-04
Clifford Wolf
Fixed typo in tests/simple/arraycells.v
commit
|
commitdiff
|
tree
2017-01-04
Clifford Wolf
Fixed "yosys-smtbmc --noprogress"
commit
|
commitdiff
|
tree
2017-01-03
Clifford Wolf
Added Verilog $rtoi and $itor support
commit
|
commitdiff
|
tree
2017-01-02
Clifford Wolf
Handle "always 1" like "always -1" in .smtc files
commit
|
commitdiff
|
tree
2017-01-01
Clifford Wolf
Added cell port resizing to hierarchy pass
commit
|
commitdiff
|
tree
2016-12-31
Clifford Wolf
Updated ABC to hg id 55cd83f432c0
commit
|
commitdiff
|
tree
2016-12-31
Clifford Wolf
Bugfix in RTLIL::SigSpec::remove2()
commit
|
commitdiff
|
tree
2016-12-29
Clifford Wolf
Updated ABC to hg id 8c6a635f7a20
commit
|
commitdiff
|
tree
2016-12-29
Clifford Wolf
Improved write_json help message
commit
|
commitdiff
|
tree
2016-12-26
Clifford Wolf
Updated ABC to hg id f591c081d5e7
commit
|
commitdiff
|
tree
2016-12-24
Clifford Wolf
Merge pull request #284 from azonenberg/master
commit
|
commitdiff
|
tree
2016-12-23
Andrew Zonenberg
Merge pull request #1 from azonenberg-hk/master
commit
|
commitdiff
|
tree
2016-12-23
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
commit
|
commitdiff
|
tree
2016-12-23
Clifford Wolf
Simplified log_spacer() code
commit
|
commitdiff
|
tree
2016-12-22
Clifford Wolf
Added "yosys -W regex"
commit
|
commitdiff
|
tree
2016-12-21
Clifford Wolf
Added AIGER back-end to automatic back-end detection
commit
|
commitdiff
|
tree
2016-12-21
Clifford Wolf
Updated ABC to hg rev a4872e22c646
commit
|
commitdiff
|
tree
2016-12-21
Clifford Wolf
Updated ABC to hg rev 8bab2eedbba4
commit
|
commitdiff
|
tree
2016-12-21
Andrew Zonenberg
greenpak4: Added INT pin to GP_SPI
commit
|
commitdiff
|
tree
2016-12-21
Andrew Zonenberg
greenpak4: removed unused MISO pin from GP_SPI
commit
|
commitdiff
|
tree
2016-12-20
Andrew Zonenberg
greenpak4: Removed SPI_BUFFER parameter
commit
|
commitdiff
|
tree
2016-12-20
Andrew Zonenberg
greenpak4: replaced MOSI/MISO with single one-way SDAT pin
commit
|
commitdiff
|
tree
2016-12-20
Andrew Zonenberg
greenpak4: Changed port names on GP_SPI for clarity
commit
|
commitdiff
|
tree
2016-12-20
Andrew Zonenberg
greenpak4: Initial implementation of GP_SPI cell
commit
|
commitdiff
|
tree
2016-12-17
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
commit
|
commitdiff
|
tree
2016-12-17
Andrew Zonenberg
greenpak4: Updated GP_DCMP cell model
commit
|
commitdiff
|
tree
2016-12-16
Andrew Zonenberg
greenpak: Fixes to GP_DCMP* blocks. Added GP_CLKBUF.
commit
|
commitdiff
|
tree
2016-12-15
Clifford Wolf
Added "verilog_defines" command
commit
|
commitdiff
|
tree
2016-12-15
Andrew Zonenberg
greenpak4: Initial version of GP_DCMP skeleton (not...
commit
|
commitdiff
|
tree
2016-12-14
Andrew Zonenberg
greenpak4: More fixups of GP_DCMPx cells
commit
|
commitdiff
|
tree
2016-12-14
Andrew Zonenberg
greenpak4: And another typo :(
commit
|
commitdiff
|
tree
2016-12-14
Andrew Zonenberg
greenpak4: Fixed another typo
commit
|
commitdiff
|
tree
2016-12-14
Andrew Zonenberg
greenpak4: Fixed typo
commit
|
commitdiff
|
tree
2016-12-14
Andrew Zonenberg
greenpak4: Cleaned up trailing spaces in cells_sim
commit
|
commitdiff
|
tree
2016-12-14
Andrew Zonenberg
greenpak4: Added GP_DCMPREF / GP_DCMPMUX
commit
|
commitdiff
|
tree
2016-12-13
Clifford Wolf
Bugfix in comment handling
commit
|
commitdiff
|
tree
2016-12-12
Andrew Zonenberg
Merge https://github.com/cliffordwolf/yosys
commit
|
commitdiff
|
tree
2016-12-11
Clifford Wolf
Added $anyconst support to AIGER back-end
commit
|
commitdiff
|
tree
2016-12-11
Clifford Wolf
Merge branch 'LSS-USP-unit-test-structure'
commit
|
commitdiff
|
tree
2016-12-11
Clifford Wolf
Some minor CodingReadme changes in unit test section
commit
|
commitdiff
|
tree
2016-12-11
Clifford Wolf
Build hotfix in tests/unit/Makefile
commit
|
commitdiff
|
tree
2016-12-11
Andrew Zonenberg
Added GP_PWRDET block, BANDWIDTH_KHZ parameter to GP_ABUF
commit
|
commitdiff
|
tree
2016-12-10
rodrigosiqueira
Improved unit test structure
commit
|
commitdiff
|
tree
2016-12-10
Andrew Zonenberg
greenpak4: Added support for inferred input/output...
commit
|
commitdiff
|
tree
2016-12-10
Andrew Zonenberg
greenpak4: Can now techmap inferred D latches (without...
commit
|
commitdiff
|
tree
2016-12-10
Andrew Zonenberg
greenpak4: Inverted D latch cells now have nQ instead...
commit
|
commitdiff
|
tree
2016-12-06
Andrew Zonenberg
Added GP_DLATCH and GP_DLATCHI
commit
|
commitdiff
|
tree
2016-12-06
Andrew Zonenberg
Initial implementation of techlib support for GreenPAK...
commit
|
commitdiff
|
tree
2016-12-06
Andrew Zonenberg
Updated help text for synth_greenpak4
commit
|
commitdiff
|
tree
2016-12-04
rodrigosiqueira
Added explanation about configure and create test
commit
|
commitdiff
|
tree
2016-12-04
rodrigosiqueira
Added required structure to implement unit tests
commit
|
commitdiff
|
tree
2016-12-03
Clifford Wolf
Added $assert/$assume support to AIGER back-end
commit
|
commitdiff
|
tree
2016-12-03
Clifford Wolf
Improved yosys-smtbmc default -t/--assume-skipped for...
commit
|
commitdiff
|
tree
2016-12-01
Clifford Wolf
Updated ABV to hg rev 8b555d9e67cf
commit
|
commitdiff
|
tree
2016-12-01
Clifford Wolf
Added examples/aiger/
commit
|
commitdiff
|
tree
2016-12-01
Clifford Wolf
Added "yosys-smtbmc --aig"
commit
|
commitdiff
|
tree
2016-12-01
Clifford Wolf
Added support for partially initialized regs to smt2...
commit
|
commitdiff
|
tree
2016-12-01
Clifford Wolf
Added "write_aiger -zinit -symbols -vmap"
commit
|
commitdiff
|
tree
2016-11-30
Clifford Wolf
Added "write_aiger" command
commit
|
commitdiff
|
tree
2016-11-30
Clifford Wolf
Added "design -reset-vlog"
commit
|
commitdiff
|
tree
2016-11-29
Clifford Wolf
Improved equiv_purge log output
commit
|
commitdiff
|
tree
2016-11-28
Clifford Wolf
Bugfix in smt2 back-end for pure checker modules
commit
|
commitdiff
|
tree
2016-11-28
Clifford Wolf
Added support for macros as include file names
commit
|
commitdiff
|
tree
2016-11-28
Clifford Wolf
Bugfix in "read_verilog -D NAME=VAL" handling
commit
|
commitdiff
|
tree
2016-11-27
Clifford Wolf
Removed shebang line from smtio.py, fixes #279
commit
|
commitdiff
|
tree
2016-11-23
Clifford Wolf
Added wire start_offset and upto handling BLIF back-end
commit
|
commitdiff
|
tree
2016-11-23
Clifford Wolf
Added wire start_offset and upto handling to splitnets cmd
commit
|
commitdiff
|
tree
2016-11-22
Clifford Wolf
Merge pull request #274 from oldtopman/lcurses
commit
|
commitdiff
|
tree
2016-11-22
Clifford Wolf
Added "yosys-smtbmc --append"
commit
|
commitdiff
|
tree
2016-11-22
oldtopman
Added optional flag for linking curses with readline.
commit
|
commitdiff
|
tree
2016-11-19
Clifford Wolf
Merge pull request #272 from AlexDaniel/master
commit
|
commitdiff
|
tree
next