yosys.git
2019-08-27 Eddie HungMissing close bracket
2019-08-27 Eddie HungRevert "In sat: 'x' in init attr should not override...
2019-08-27 Eddie HungRemove leftover header
2019-08-27 Eddie HungImprove xilinx_srl.fixed generate, add .variable generate
2019-08-27 Eddie HungAccount for maxsubcnt overflowing
2019-08-27 Eddie HungAdd xilinx_srl_pm.variable to test_pmgen
2019-08-26 Eddie HungPopulate generate for xilinx_srl.fixed pattern
2019-08-26 Eddie HungAdd xilinx_srl_fixed, fix typos
2019-08-26 Eddie HungMerge branch 'master' into eddie/xilinx_srl
2019-08-26 Eddie HungRemove dupe in CHANGELOG, missing end quote
2019-08-26 Clifford WolfMerge tag 'yosys-0.9'
2019-08-26 Clifford WolfYosys 0.9 yosys-0.9
2019-08-25 Clifford WolfMerge pull request #1112 from acw1251/pyosys_sigsig_issue
2019-08-24 Clifford WolfMerge pull request #1327 from YosysHQ/clifford/pmgen
2019-08-24 Eddie HungCreate new $__XILINX_SHREG_ cell for variable length too
2019-08-24 Eddie HungDo not allow Q of last cell of variable length SRL...
2019-08-24 Eddie HungAlso add first.Q to chain_bits since variable length
2019-08-24 Eddie HungDo not enforce !EN_POLARITY on $dffe
2019-08-24 Eddie HungCreate new cell for fixed length SRL
2019-08-24 Eddie HungCleanup FDRE matching
2019-08-23 Eddie HungAdd undocumented feature
2019-08-23 Eddie HungOops don't need a finally block
2019-08-23 Eddie HungKeep track of bits in variable length chain, to check...
2019-08-23 Eddie HungDon't forget $dff has no EN
2019-08-23 Eddie HungSame for variable length
2019-08-23 Eddie HungFilter on en_port for fixed length
2019-08-23 Eddie HungCheck clock is consistent
2019-08-23 Eddie HungFix last_cell.D
2019-08-23 Eddie HungRevert "Add a unique argument to pmgen's nusers()"
2019-08-23 Eddie HungRevert "Fix polarity"
2019-08-23 Eddie HungFix polarity
2019-08-23 Eddie HungCheck for non unique nusers/fanouts
2019-08-23 Eddie HungAdd a unique argument to pmgen's nusers()
2019-08-23 Eddie HungUpdate doc
2019-08-23 Eddie HungRemove (* init *) entry when consumed into SRL
2019-08-23 Eddie Hungindo -> into
2019-08-23 Eddie Hungindo -> into
2019-08-23 Eddie HungForgot to slice
2019-08-23 Eddie HungCope with possibility that D could connect to Q on...
2019-08-23 Eddie HungRevert earliest to gcc-4.8, compile iverilog with defau...
2019-08-23 Eddie HungRevert "Bump to gcc-5 as `__warn_memset_zero_len' symbo...
2019-08-23 Eddie HungRemove .0 from clang-8.0
2019-08-23 Eddie HungBump to gcc-5 as `__warn_memset_zero_len' symbol not...
2019-08-23 Eddie Hungbionic -> xenial as its on whitelist
2019-08-23 Eddie HungBump gcc from 4.8 to 4.9 as undefined reference
2019-08-23 Eddie HungMention shregmap -tech xilinx is superseded
2019-08-23 Eddie Hungxilinx_srl now copes with word-level flops $dff{,e}
2019-08-23 Eddie Hungxilinx_srl to use 'slice' features of pmgen for word...
2019-08-23 Eddie HungMerge remote-tracking branch 'origin/clifford/pmgen...
2019-08-23 Eddie HungMerge remote-tracking branch 'origin/master' into eddie...
2019-08-23 Eddie HungForgot one
2019-08-23 Eddie HungPut abc_* attributes above port
2019-08-23 Miodrag MilanovicMake macOS depenency clear
2019-08-23 Eddie HungMerge pull request #1326 from mmicko/doc-update
2019-08-23 Clifford WolfFix port hanlding in pmgen
2019-08-23 Clifford WolfAdd pmgen slices and choices
2019-08-23 Miodrag MilanovicMake macOS depenency clear
2019-08-22 Eddie HungDo not propagate mem2reg attribute through to result
2019-08-22 Eddie HungIn sat: 'x' in init attr should not override constant
2019-08-22 Eddie HungRemove Xilinx test
2019-08-22 Eddie HungActually, there might not be any harm in updating sigmap...
2019-08-22 Eddie HungAdd comment as per @cliffordwolf
2019-08-22 Eddie HungAdd shregmap -tech xilinx test
2019-08-22 Eddie HungRevert "Try way that doesn't involve creating a new...
2019-08-22 Eddie HungTry way that doesn't involve creating a new wire
2019-08-22 Eddie HungIf d_bit already in sigbit_chain_next, create extra...
2019-08-22 Eddie HungSpelling
2019-08-22 Miodrag Milanovicdo not require boost if pyosys is not used
2019-08-22 Chris Shucksmithrequire tcl-tk in Brewfile
2019-08-22 Eddie HungMerge pull request #1322 from mmicko/pyosys_osx
2019-08-22 Eddie HungAdd doc
2019-08-22 Miodrag Milanovicdo not require boost if pyosys is not used
2019-08-22 Eddie HungMerge pull request #1319 from TeaEngineering/shuckc...
2019-08-22 Eddie HungAdd copyright
2019-08-22 Eddie HungAdd CHANGELOG entry
2019-08-22 Eddie HungRemove `shregmap -tech xilinx` additions
2019-08-22 Eddie Hungpmgen to also iterate over all module ports
2019-08-22 Eddie HungRemove output_bits
2019-08-22 Eddie HungForgot to set ud_variable.minlen
2019-08-22 Eddie HungDo not run xilinx_srl_pm in fixed loop
2019-08-22 Eddie HungMerge remote-tracking branch 'origin/master' into eddie...
2019-08-22 Eddie HungMerge remote-tracking branch 'origin/master' into eddie...
2019-08-22 Eddie HungMerge pull request #1317 from YosysHQ/eddie/opt_expr_shiftx
2019-08-22 Clifford WolfBump year in copyright notice
2019-08-22 Clifford WolfBump year in copyright notice
2019-08-22 Clifford WolfFix missing newline at end of file
2019-08-22 Clifford WolfMerge pull request #1289 from mmicko/anlogic_fixes
2019-08-22 Clifford WolfFix missing newline at end of file
2019-08-22 Clifford WolfMerge pull request #1281 from mmicko/efinix
2019-08-22 Eddie HungCopy-paste typo
2019-08-22 Chris Shucksmithrequire tcl-tk in Brewfile
2019-08-22 Eddie HungRespect opt_expr -keepdc as per @cliffordwolf
2019-08-22 Eddie HungHandle $shift and Y_WIDTH > 1 as per @cliffordwolf
2019-08-22 Eddie HungAdd cover()
2019-08-22 Eddie HungCanonical form
2019-08-22 Clifford WolfMerge pull request #1316 from YosysHQ/eddie/fix_mem2reg
2019-08-22 Eddie HungAdd test
2019-08-22 Eddie Hungopt_expr to trim A port of $shiftx if Y_WIDTH == 1
2019-08-22 Eddie HungReuse var
2019-08-22 Eddie HungRevert "Trim shiftx_width when upper bits are 1'bx"
next