yosys.git
2019-06-04 Eddie HungRename shregmap -tech xilinx -> xilinx_dynamic
2019-06-04 Eddie HungAdd log_assert to ensure no loops
2019-06-04 Eddie HungOnly toposort builtin and abc types
2019-06-04 Eddie HungAdd space between -D and _ABC
2019-06-04 Eddie HungAdd (* abc_flop_q *) to brams_bb.v
2019-06-04 Eddie HungFix name clash
2019-06-04 Eddie HungAdd mux_map.v for wide mux
2019-06-04 Eddie HungMove ff_map back after ABC for shregmap
2019-06-04 Eddie HungRespect -nocarry
2019-06-04 Eddie HungFix pmux2shiftx logic
2019-06-04 Eddie HungMerge mistake
2019-06-04 Eddie HungMerge remote-tracking branch 'origin/master' into xc7mux
2019-06-04 Eddie HungMerge pull request #1061 from YosysHQ/eddie/techmap_and...
2019-06-04 Eddie HungTypo
2019-06-04 Eddie HungRemove extra newline
2019-06-04 Eddie HungIS_C_INVERTED
2019-06-04 Eddie HungExecute techmap and arith_map simultaneously
2019-06-03 Eddie HungFix `ifndef
2019-06-03 Eddie HungMake SB_LUT4 a whitebox, SB_DFF a blackbox (for now)
2019-06-03 Eddie HungAssert that box_unique_id is indeed unique
2019-06-03 Eddie HungRemove dupe
2019-06-03 Eddie HungSkip internal modules when generating box_unique_id
2019-06-03 Eddie HungWhen creating new holes cell, inherit parameters too
2019-06-03 Eddie HungOoopsie
2019-06-03 Eddie HungConsistent with xilinx
2019-06-02 Clifford WolfOnly support Symbiotic EDA flavored Verific
2019-06-01 Eddie HungAdd flops as blackboxes
2019-06-01 Eddie HungAdd FD*E_1 -> FD*E techmap rules
2019-06-01 Eddie HungTechmap flops before ABC again
2019-06-01 Eddie Hungparse_xaiger to cope with flops
2019-05-31 Eddie HungABC9 to understand flops
2019-05-31 Eddie HungMerge branch 'xaig' into xc7mux
2019-05-31 Eddie HungThrow out unused code inherited from abc
2019-05-31 Clifford WolfFix "tee" handling of log_streams
2019-05-30 Eddie HungFix issue where keep signal became PI, but also box...
2019-05-30 Eddie Hungread_xaiger() to name box signals
2019-05-30 Eddie HungFix spelling
2019-05-30 Eddie HungRemove whitebox attribute from DRAMs for now
2019-05-30 Eddie HungDo not re-sort box_module ports
2019-05-30 Eddie HungRemove whitespace
2019-05-30 Eddie HungRevert "Re-enable &dc2"
2019-05-30 Eddie HungDo not double count LUT1s
2019-05-30 Eddie HungCarry in/out to be the last input/output for chains...
2019-05-30 Clifford WolfEnable Verific flag veri_elaborate_top_level_modules_ha...
2019-05-30 Clifford WolfMerge pull request #1057 from mmicko/fix_478
2019-05-30 Eddie HungRe-enable &dc2
2019-05-30 Eddie HungReduce -W to 160
2019-05-30 Eddie HungSome more realistic delays...
2019-05-30 Eddie HungErase all boxes before stitching
2019-05-29 Eddie HungCall &if with -W 250
2019-05-29 Eddie HungBump ABC
2019-05-29 Eddie HungRename to #23
2019-05-29 Eddie HungAdd abc_test024
2019-05-29 Eddie HungFix abc_test024
2019-05-29 Eddie HungAdd some debug to abc9
2019-05-29 Miodrag MilanovicAded one more load of .conf to support change of prefix
2019-05-28 Eddie HungAdd abc9_test022
2019-05-28 Eddie HungFix for abc9_test022
2019-05-28 Eddie HungSmall improvement
2019-05-28 Clifford WolfMerge pull request #1049 from YosysHQ/clifford/fix1047
2019-05-28 Eddie HungFrom master
2019-05-28 Eddie HungFrom master
2019-05-28 Eddie HungTypo
2019-05-28 Eddie HungUpdate from master
2019-05-28 Eddie HungUpdate README.md from master
2019-05-28 Eddie HungMerge remote-tracking branch 'origin/master' into xc7mux
2019-05-28 Eddie Hungread_aiger to only clean own design
2019-05-28 Eddie HungMisspell
2019-05-28 Clifford WolfMerge pull request #1050 from YosysHQ/clifford/wandwor
2019-05-28 Clifford WolfDo not use shiftmul peepopt pattern when mul result...
2019-05-28 Clifford WolfMerge pull request #1048 from mmicko/fix_enable_pyosys
2019-05-28 Clifford WolfRefactor hierarchy wand/wor handling
2019-05-28 Clifford WolfAdd actual wandwor test that is part of "make test"
2019-05-28 Clifford WolfMerge branch 'wandwor' of https://github.com/thasti...
2019-05-28 Miodrag MilanovicRemove info line in 2nd load of conf file
2019-05-28 Miodrag MilanovicMoved pyosys block in Makefile
2019-05-28 Clifford WolfMerge pull request #1045 from mmicko/afl-gcc-target
2019-05-28 Eddie HungIf driver not found, use LUT2
2019-05-28 Eddie HungParse "a" extension and boxes from map file
2019-05-28 Eddie HungMap file to include boxes not CI/CO
2019-05-28 Eddie HungMake MUXF{7,8} and CARRY4 whitebox
2019-05-28 Eddie HungRe-enable lib_whitebox
2019-05-28 Eddie HungDisconnect all ABC boxes too
2019-05-27 Eddie HungRemove unused function
2019-05-27 Eddie Hungparse_xaiger to not parse symbol table
2019-05-27 Eddie HungParse without wideports
2019-05-27 Eddie HungRemove mapped_mod when done
2019-05-27 Eddie HungInstantiate cell type (from sym file) otherwise 'clean...
2019-05-27 Miodrag Milanovicmake config-afl-gcc to help creating conf file
2019-05-27 Eddie HungAdd 'cinput' and 'coutput' to symbols file for boxes
2019-05-27 Miodrag MilanovicAdded afl-gcc as target for fuzzer
2019-05-27 Stefan BiereigelMerge branch 'master' into wandwor
2019-05-27 Stefan Biereigelreformat wand/wor test
2019-05-27 Stefan Biereigelremove port direction workaround from test case
2019-05-27 Stefan Biereigelupdate README.md with wand/wor information
2019-05-27 Stefan Biereigelremove leftovers from ast data structures
2019-05-27 Stefan Biereigelmove wand/wor resolution into hierarchy pass
2019-05-27 Clifford WolfMerge pull request #1044 from mmicko/invalid_width_range
2019-05-27 Clifford WolfMerge pull request #1043 from mmicko/unsized_constant
2019-05-27 Clifford WolfMerge pull request #1026 from YosysHQ/clifford/fix1023
next