microwatt.git
2019-09-09 Anton BlanchardAdd a decode bit to mark an instruction as single throu...
2019-09-09 Benjamin Herrenschmidtdecode1 array fix header
2019-09-09 Anton BlanchardMerge pull request #33 from antonblanchard/cr-fix
2019-09-09 Anton BlanchardMerge pull request #32 from antonblanchard/register...
2019-09-09 Benjamin HerrenschmidtUse simulated UART in core test bench
2019-09-09 Benjamin HerrenschmidtMake sim poll non-blocking
2019-09-09 Benjamin HerrenschmidtAdd simulated UART design
2019-09-09 Anton BlanchardFix CR forwarding
2019-09-09 Anton BlanchardAdd forwarding in the register file
2019-09-09 Anton BlanchardMerge pull request #31 from antonblanchard/no-second...
2019-09-09 Anton BlanchardMerge pull request #30 from antonblanchard/writeback...
2019-09-09 Anton BlanchardMore second write port removal
2019-09-09 Anton BlanchardAdd some assertions to writeback
2019-09-09 Anton BlanchardMerge pull request #29 from antonblanchard/no-second...
2019-09-09 Anton BlanchardMerge pull request #28 from antonblanchard/loadstore...
2019-09-09 Anton BlanchardRemove second write port
2019-09-09 Anton BlanchardRemove some more loadstore debug
2019-09-09 Anton BlanchardMerge pull request #27 from antonblanchard/fix-cr
2019-09-09 Anton BlanchardFix issues with CR rework
2019-09-09 Anton BlanchardMerge pull request #26 from antonblanchard/silence...
2019-09-09 Anton BlanchardMerge pull request #25 from antonblanchard/register_fil...
2019-09-09 Anton BlanchardMerge pull request #24 from antonblanchard/cr_file_cleanup
2019-09-09 Anton BlanchardSilence some loadstore related debug
2019-09-09 Anton BlanchardClean up register read debug output
2019-09-09 Anton BlanchardRework CR file and add forwarding
2019-09-08 Anton BlanchardMerge pull request #19 from antonblanchard/cmod-a7
2019-09-08 Anton BlanchardCmod A7-35 support
2019-09-08 Anton BlanchardMerge pull request #20 from antonblanchard/reset-rework2
2019-09-08 Anton BlanchardMerge pull request #22 from antonblanchard/store-fix
2019-09-08 Anton BlanchardStores need to wait for wishbone write ack
2019-09-08 Anton BlanchardMerge pull request #21 from antonblanchard/xdc-update
2019-09-07 Anton BlanchardAdd CONFIG_VOLTAGE and CFGBVS entries
2019-09-07 Anton BlanchardRework SOC reset
2019-09-07 Anton BlanchardRename a few reset signals
2019-09-06 Anton BlanchardMerge pull request #18 from mikey/verific
2019-09-06 Michael NeulingFix verific script with new VHDL files
2019-09-06 Anton BlanchardMerge pull request #17 from antonblanchard/writeback...
2019-09-05 Anton BlanchardUse a better input signal in writeback
2019-09-03 Anton BlanchardMerge pull request #16 from antonblanchard/decode2_rework2
2019-09-03 Anton BlanchardRework decode2
2019-08-31 Anton BlanchardMerge pull request #13 from mikey/dynamic-ranges
2019-08-30 Michael NeulingRemove dynamic ranges from code
2019-08-29 Anton BlanchardMerge pull request #10 from antonblanchard/arty-fix
2019-08-29 Anton BlanchardArty A7 reset pin is C2
2019-08-29 Anton BlanchardMerge pull request #7 from riktw/fusesoc_arty_a7
2019-08-29 Anton BlanchardMerge pull request #9 from antonblanchard/travis-fix
2019-08-29 Anton BlanchardA few Travis CI fixes
2019-08-29 riktwAdded support for building for Arty A7 boards
2019-08-28 Anton BlanchardMerge pull request #5 from antonblanchard/travis-test
2019-08-28 Anton BlanchardAdd an initial travis.yml
2019-08-28 Anton BlanchardAdd srd and srw
2019-08-28 Anton BlanchardAdd sim only divw
2019-08-27 Anton BlanchardFix ghdl build error with pp_soc_memory
2019-08-27 Anton Blanchardmicropython only requires 512kB of BRAM
2019-08-27 Anton BlanchardMerge pull request #6 from mikey/gif
2019-08-27 Anton BlanchardAdd -Wall to CFLAGS
2019-08-27 Michael NeulingAdd pretty gif demo of MicroPython on Microwatt to...
2019-08-26 Anton BlanchardAdd missing argument to fprintf warning
2019-08-26 Anton BlanchardAdd some initial FPGA synthesis instructions
2019-08-26 Anton BlanchardRebuild hello world assuming a 50MHz clock
2019-08-26 Anton BlanchardMerge pull request #3 from olofk/plle2
2019-08-26 Olof KindgrenAdd and use plle2 primitive for nexys boards
2019-08-26 Anton BlanchardMerge pull request #4 from sharkcz/build
2019-08-24 Dan Horákdon't cross compile when on Power
2019-08-23 Anton BlanchardAdd a simple hello_world example that also echos input
2019-08-23 Anton BlanchardMerge pull request #2 from olofk/fusesoc_nexys_a7
2019-08-23 Olof KindgrenAdded synthesis target
2019-08-23 Olof KindgrenAdd Nexys Video support
2019-08-23 Olof KindgrenAdd FuseSoC core description file with Nexys A7 support
2019-08-23 Olof KindgrenAdd constraint file for Nexys A7
2019-08-23 Olof KindgrenExpose ram init file and memory size through toplevel
2019-08-23 Olof KindgrenAdd dummy clock generator
2019-08-23 Anton BlanchardAdd a few more FPGA related files
2019-08-22 Anton BlanchardInitial import of microwatt