yosys.git
2014-08-12 Clifford WolfFixed handling of constant-true branches in proc_clean
2014-08-12 Clifford WolfAdded test_verific mode to tests/fsm/generate.py
2014-08-12 Clifford WolfFixed SigBit(RTLIL::Wire *wire) constructor
2014-08-12 Clifford WolfFixed building verific bindings
2014-08-12 Clifford WolfAdded multi-dim memory test (requires iverilog git...
2014-08-11 Clifford WolfAnother build fix by americanrouter (via reddit)
2014-08-10 Clifford WolfFixed FSM mapping for multiple reset-like signals
2014-08-09 Clifford WolfFixed "share" for complex scenarios with never-active...
2014-08-09 Clifford WolfDo not share any $reduce_* cells (its complicated and...
2014-08-09 Clifford WolfSome improvements in fsm_opt and fsm_map for FSM with...
2014-08-08 Clifford WolfImproved FSM tests
2014-08-08 Clifford WolfAnother fsm_extract bugfix
2014-08-08 Clifford WolfFixed "fsm -export"
2014-08-08 Clifford WolfFixed sharing of reduce operator
2014-08-08 Clifford WolfFixed fsm_extract for wreduced muxes
2014-08-08 Clifford WolfAdded FSM test bench
2014-08-08 Clifford WolfAdded "sat -prove-skip"
2014-08-07 Clifford WolfFixed build with gcc-4.6
2014-08-07 Clifford WolfUse "-keepdc" in "miter -equiv -flatten"
2014-08-07 Clifford WolfAlso allow "module foobar(input foo, output bar, ....
2014-08-07 Clifford WolfAdded adff2dff.v (for techmap -share_map)
2014-08-06 Clifford WolfAdded AST_MULTIRANGE (arrays with more than 1 dimension)
2014-08-06 Clifford WolfVarious improvements in memory_dff pass
2014-08-05 Clifford WolfVarious fixes and improvements in wreduce pass
2014-08-05 Clifford WolfRemoved old "constmap" from wreduce code
2014-08-05 Clifford WolfAdded support for truncating of wires to wreduce pass
2014-08-05 Clifford WolfCleanups and improvements in wreduce pass
2014-08-05 Clifford WolfAdded mux support to wreduce command
2014-08-05 Clifford WolfImproved scope resolution of local regs in Verilog...
2014-08-05 Clifford WolfFixed AST handling of variables declared inside a funct...
2014-08-04 Clifford WolfAdded "show -signed"
2014-08-04 Clifford WolfAdded support for non-standard "module mod_name(.....
2014-08-04 Clifford WolfAdded RTLIL::IdString::in(...)
2014-08-03 Clifford WolfFixed "share" for memory read ports
2014-08-03 Clifford WolfAdded "wreduce" to some of the standard test benches
2014-08-03 Clifford WolfProgress in "wreduce" pass
2014-08-03 Clifford WolfAdded "wreduce" command (work in progress)
2014-08-03 Clifford WolfAdded query() API to ModIndex
2014-08-03 Clifford WolfAdded ID() macro for static IdStrings
2014-08-03 Clifford WolfImplemented recursive techmap
2014-08-03 Clifford WolfFixes in show command (related to new IdString)
2014-08-02 Clifford WolfImplemented simplemap support for "techmap -extern"
2014-08-02 Clifford WolfFixed a va_list corruption in logv_error()
2014-08-02 Clifford WolfBe more conservative with printing decimal numbers...
2014-08-02 Clifford WolfImproved verilog output for ordinary $mux cells
2014-08-02 Clifford WolfBugfix in "techmap -extern"
2014-08-02 Clifford WolfRemoved at() method from RTLIL::IdString
2014-08-02 Clifford WolfNo implicit conversion from IdString to anything else
2014-08-02 Clifford WolfMore bugfixes related to new RTLIL::IdString
2014-08-02 Clifford WolfLimit size of log_signal buffer to 100 elements
2014-08-02 Clifford WolfImprovements in new RTLIL::IdString implementation
2014-08-02 Clifford WolfFixed a performance bug in opt_reduce
2014-08-02 Clifford WolfImplemented new reference counting RTLIL::IdString
2014-08-02 Clifford WolfFixed memory corruption related to id2cstr()
2014-08-02 Clifford WolfMore cleanups related to RTLIL::IdString usage
2014-08-01 Clifford WolfPreparations for RTLIL::IdString redesign: cleanup...
2014-08-01 Clifford WolfAdded logfile hash to statistics footer
2014-08-01 Clifford WolfReplaced sha1 implementation
2014-08-01 Clifford WolfAdded per-pass cpu usage statistics
2014-08-01 Clifford WolfAdded ModIndex helper class, some changes to RTLIL...
2014-08-01 Clifford WolfPacked SigBit::data and SigBit::offset in a union
2014-08-01 Clifford WolfConsolidated hana test benches into fewer files
2014-08-01 Clifford WolfAdded "test_autotb -n <num_iter>" option
2014-07-31 Clifford WolfRenamed modwalker.h to modtools.h
2014-07-31 Clifford WolfVarious cleanups in Makefile, Renamed default configura...
2014-07-31 Clifford WolfAdded compiler + compiler version + compiler flags...
2014-07-31 Clifford WolfFixed build of verific bindings
2014-07-31 Clifford WolfRenamed port access function on RTLIL::Cell, added...
2014-07-31 Clifford WolfAdded "trace" command
2014-07-31 Clifford WolfAdded RTLIL::Monitor
2014-07-31 Clifford WolfAdded module->design and cell->module, wire->module...
2014-07-31 Clifford WolfMoved some stuff to kernel/yosys.{h,cc}, using Yosys...
2014-07-31 Clifford WolfRenamed "stdcells.v" to "techmap.v"
2014-07-31 Clifford WolfAdded "techmap -assert"
2014-07-31 Clifford WolfReorganized stdcells.v (no actual code change, just...
2014-07-30 Clifford WolfAdded "yosys -A"
2014-07-30 Clifford WolfAdded "yosys -Q"
2014-07-30 Clifford WolfAdded techmap CONSTMAP feature
2014-07-30 Clifford WolfFixed counting verilog line numbers for "// synopsys...
2014-07-30 Clifford WolfAdded write_file command
2014-07-30 Clifford WolfAdded "make -j{N}" support to "make test"
2014-07-30 Clifford WolfImprovements in test_cell
2014-07-30 Clifford WolfNew techmap default rules for $shr $sshr $shl $sshl
2014-07-30 Clifford WolfUsing native ezSAT shift ops in satgen, fixed $shift...
2014-07-30 Clifford WolfAdded native support for shift operations to ezSAT
2014-07-30 Clifford WolfAdded "log_dump_val_worker(char *v)"
2014-07-30 Clifford WolfAdded CodingStyle document
2014-07-30 Clifford WolfAdded "kernel/yosys.h" and "kernel/yosys.cc"
2014-07-29 Clifford WolfAdded "test_cell" command
2014-07-29 Clifford WolfRenamed "write_autotest" to "test_autotb" and moved...
2014-07-29 Clifford WolfFixed Verilog pre-processor for files with no trailing...
2014-07-29 Clifford WolfBugfix in simlib.v for iverilog
2014-07-29 Clifford WolfAllow "hierarchy -generate" for $__ cells
2014-07-29 Clifford WolfAdded "techmap -map %{design-name}"
2014-07-29 Clifford WolfAdded $shift and $shiftx cell types (needed for correct...
2014-07-28 Clifford WolfRemoved left over debug code
2014-07-28 Clifford WolfFixed part selects of parameters
2014-07-28 Clifford WolfSet results of out-of-bounds static bit/part select...
2014-07-28 Clifford WolfFixed RTLIL code generator for part select of parameter
2014-07-28 Clifford WolfFixed width detection for part selects
next