projects / gem5.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
gem5.git
2012-04-06 Lisa Hsuslicc: Controllers attached to Sequencers no longer... commit | commitdiff | tree
2012-04-06 Brad Beckmannsim-ruby: checkpointing fixes and dependent eventq... commit | commitdiff | tree
2012-04-06 Brad Beckmannslicc: fixed error message when the type has no inheritance commit | commitdiff | tree
2012-04-06 Brad BeckmannMOESI_hammer: tbe allocation and dependent wakeup fixes commit | commitdiff | tree
2012-04-06 Brad Beckmannpython: added __nonzero__ function to SimObject Bool... commit | commitdiff | tree
2012-04-06 Brad BeckmannMOESI_hammer: fixed bug with single cpu + flushes,... commit | commitdiff | tree
2012-04-06 Brad Beckmannrubytest: seperated read and write ports. commit | commitdiff | tree
2012-04-06 Andreas HanssonMEM: Enable multiple distributed generalized memories commit | commitdiff | tree
2012-04-05 Tushar KrishnaNetworkTest: remove unnecessary memory allocation commit | commitdiff | tree
2012-04-05 Nilay VaishConfig: corrects the way Ruby attaches to the DMA ports commit | commitdiff | tree
2012-04-05 Andreas HanssonRuby: Fix the example configurations option parsing commit | commitdiff | tree
2012-04-05 Andreas HanssonPython: Make the All proxy traverse SimObject children... commit | commitdiff | tree
2012-04-03 Andreas HanssonAtomic: Remove the physmem_port and access memory directly commit | commitdiff | tree
2012-03-31 Gabe BlackX86: Fix address size handling so real mode works properly. commit | commitdiff | tree
2012-03-30 Andreas HanssonMEM: Remove legacy DRAM in preparation for memory updates commit | commitdiff | tree
2012-03-30 Andreas HanssonRuby: Remove the physMemPort and instead access memory... commit | commitdiff | tree
2012-03-30 William WangMEM: Introduce the master/slave port sub-classes in C++ commit | commitdiff | tree
2012-03-30 Andreas HanssonCPU: Unify initMemProxies across CPUs and simulation... commit | commitdiff | tree
2012-03-28 Nilay VaishConfig: Change the way options are added commit | commitdiff | tree
2012-03-27 Nilay VaishConfig: Move setWorkCountOptions() to Simulation.py commit | commitdiff | tree
2012-03-26 Andreas Hanssonrange_map: Enable const find and iteration commit | commitdiff | tree
2012-03-26 Andreas HanssonPower: Change bitfield name to avoid conflicts with... commit | commitdiff | tree
2012-03-23 Andreas HanssonRuby: Fix Set::print for 32-bit hosts commit | commitdiff | tree
2012-03-22 Andreas HanssonMEM: Unify bus access methods and prepare for master... commit | commitdiff | tree
2012-03-22 Andreas HanssonMEM: Split SimpleTimingPort into PacketQueue and ports commit | commitdiff | tree
2012-03-22 Andreas HanssonScons: Remove Werror=False in SConscript files commit | commitdiff | tree
2012-03-21 Andreas HanssonPython: Fix a conditional expression that requires... commit | commitdiff | tree
2012-03-21 Ali SaidiARM: Update stats for IT and conditional branch changes commit | commitdiff | tree
2012-03-21 Nathanael PremillieuARM: Fix case where cond/uncond control is mis-specified commit | commitdiff | tree
2012-03-21 Ali SaidiARM: Clean up condCodes in IT blocks. commit | commitdiff | tree
2012-03-21 Geoffrey BlakeARM: IT doesn't need to be serializing. commit | commitdiff | tree
2012-03-21 Andrew LukefahrO3: Fix sizing of decode to rename skid buffer. commit | commitdiff | tree
2012-03-21 Koan-Sin TanARM: Add RTC to PBX System commit | commitdiff | tree
2012-03-21 Brian GraysonO3: Fix size of skid buffer between fetch and decode... commit | commitdiff | tree
2012-03-21 Ali SaidiARM: Fix uninitialized value in ARM RTC model. commit | commitdiff | tree
2012-03-19 Tushar KrishnaGarnet: Stats at vnet granularity + code cleanup commit | commitdiff | tree
2012-03-19 Andreas Hanssongcc: Clean-up of non-C++0x compliant code, first steps commit | commitdiff | tree
2012-03-19 Andreas Hanssonclang: Fix recently introduced clang compilation errors commit | commitdiff | tree
2012-03-19 Andreas Hanssonscripts: Fix to ensure that port connection count is... commit | commitdiff | tree
2012-03-16 Nilay Vaishruby_fs.py: Add call to createInterruptController() commit | commitdiff | tree
2012-03-16 Nilay VaishFSConfig.py: fix a typo makeLinuxAlphaRubySystem commit | commitdiff | tree
2012-03-16 Marc Orrbuild: remove implicit-cache setting of scons from... commit | commitdiff | tree
2012-03-11 Nilay Vaishse.py: Changes to ruby portion due to SE/FS merge commit | commitdiff | tree
2012-03-11 Brian GraysonO3: Add fatal when fetchWidth > Impl::MaxWidth. commit | commitdiff | tree
2012-03-09 Ali SaidiARM: Fix memory starting at non-zero address and exceed... commit | commitdiff | tree
2012-03-09 Ali SaidiARM: Update stats for CBNZ fix. commit | commitdiff | tree
2012-03-09 Brian GraysonARM: Fix branch prediction issue with CB(N)Z instruction commit | commitdiff | tree
2012-03-09 Ali SaidiARM: Update stats for valgrind fix and replace config... commit | commitdiff | tree
2012-03-09 Geoffrey BlakeO3/Ozone: Eliminate dead code counting software prefetc... commit | commitdiff | tree
2012-03-09 Geoffrey BlakeCheckerCPU: Make some basic regression tests for CheckerCPU commit | commitdiff | tree
2012-03-09 Geoffrey BlakeCheckerCPU: Add function stubs to non-ARM ISA source... commit | commitdiff | tree
2012-03-09 Geoffrey BlakeCheckerCPU: Make CheckerCPU runtime selectable instead... commit | commitdiff | tree
2012-03-09 Ali SaidiARM: Don't reset CPUs that are going to be switched in. commit | commitdiff | tree
2012-03-09 Ali SaidiSystem: Move code in initState() back into constructor... commit | commitdiff | tree
2012-03-09 Ali SaidiARM: Fix valgrind reported error on O3 that was causing... commit | commitdiff | tree
2012-03-09 Ali Saidicache: Allow main memory to be at disjoint address... commit | commitdiff | tree
2012-03-08 Gabe BlackFix the SPARC fs regression by adding a call to createI... commit | commitdiff | tree
2012-03-07 Marc Orrbuild scripts: Made minor modifications to reduce build... commit | commitdiff | tree
2012-03-06 Andreas HanssonStats: Update stats for changeset 8868 commit | commitdiff | tree
2012-03-02 Steve ReinhardtSConstruct: rename and document AddM5Option commit | commitdiff | tree
2012-03-02 Steve ReinhardtSConstruct: update comments & doc strings commit | commitdiff | tree
2012-03-02 Steve ReinhardtDynInst: get rid of dead MyHash code. commit | commitdiff | tree
2012-03-02 Andreas HanssonCPU: Check that the interrupt controller is created... commit | commitdiff | tree
2012-03-02 Andreas HanssonStats: Fix the realview regression stats after nvmem... commit | commitdiff | tree
2012-03-02 Andreas HanssonRuby: Rename RubyPort::sendTiming to avoid overriding... commit | commitdiff | tree
2012-03-02 Ali SaidiARM: FIx a bug preventing multiple cores booting a... commit | commitdiff | tree
2012-03-02 Ali SaidiARM: FIx missing cf controller connection. commit | commitdiff | tree
2012-03-01 Chander SudanthiVNC: spacing commit | commitdiff | tree
2012-03-01 Ali SaidiARM: Add support for Versatile Express extended memory map commit | commitdiff | tree
2012-03-01 Ali SaidiARM: Add RTC device for ARM platforms. commit | commitdiff | tree
2012-03-01 Matt HorsnellARM: Add limited CP14 support. commit | commitdiff | tree
2012-03-01 Ali SaidiCache: Fix an issue with LRU when bonus block is used... commit | commitdiff | tree
2012-03-01 Dam SunwooARM: move kernel func event to correct location. commit | commitdiff | tree
2012-03-01 Giacomo GabrielliARM: fix bits-to-fp conversion function declarations. commit | commitdiff | tree
2012-03-01 Nilay Vaishx86: Fix x86 TLB and Walker commit | commitdiff | tree
2012-03-01 Nilay Vaishx86: Fix switching of CPUs commit | commitdiff | tree
2012-03-01 Nilay VaishConfig: make option ruby available always commit | commitdiff | tree
2012-02-29 Andreas HanssonMEM: Make all the port proxy members const commit | commitdiff | tree
2012-02-29 Andreas HanssonSWIG: Ensure ptrdiff_t is a known type in gcc >= 4.6.1 commit | commitdiff | tree
2012-02-29 Steve ReinhardtEIO: update stats (mostly order change, some renames) commit | commitdiff | tree
2012-02-26 Gabe BlackMake the IO bridge accept address headed to all the... commit | commitdiff | tree
2012-02-26 Gabe BlackX86: Use the M5PanicFault fault in execute methods... commit | commitdiff | tree
2012-02-24 Andreas HanssonMEM: Simplify cache ports preparing for master/slave... commit | commitdiff | tree
2012-02-24 Andreas HanssonMEM: Prepare mport for master/slave split commit | commitdiff | tree
2012-02-24 Andreas HanssonRuby: Simplify tester ports by not using SimpleTimingPort commit | commitdiff | tree
2012-02-24 Andreas HanssonMEM: Move all read/write blob functions from Port to... commit | commitdiff | tree
2012-02-24 Andreas HanssonMEM: Make port proxies use references rather than pointers commit | commitdiff | tree
2012-02-24 Andreas HanssonMEM: Move port creation to the memory object(s) constru... commit | commitdiff | tree
2012-02-24 Andreas HanssonCPU: Round-two unifying instr/data CPU ports across... commit | commitdiff | tree
2012-02-24 Andreas HanssonMEM: Fatal when no port can be found for an address commit | commitdiff | tree
2012-02-20 Steve ReinhardtSimObject: make get_config_as_dict() tolerate undefined... commit | commitdiff | tree
2012-02-14 Andreas HanssonMEM: Fix residual bus ports and make them master/slave commit | commitdiff | tree
2012-02-14 Andreas HanssonScript: Fix the scripts that use the num_cpus cache... commit | commitdiff | tree
2012-02-14 Andreas HanssonMEM: Fix master/slave ports in Ruby and non-regression... commit | commitdiff | tree
2012-02-13 Ali Saidibp: fix up stats for changes to branch predictor commit | commitdiff | tree
2012-02-13 Mrinmoy GhoshBPred: Fix RAS to handle predicated call/return instruc... commit | commitdiff | tree
2012-02-13 Mrinmoy GhoshBP: Fix several Branch Predictor issues. commit | commitdiff | tree
2012-02-13 Andreas HanssonMEM: Explicit ports and Python binding on CopyEngine commit | commitdiff | tree
2012-02-13 Andreas HanssonMEM: Pass the ports from Python to C++ using the Swig... commit | commitdiff | tree
2012-02-13 Andreas HanssonMEM: Introduce the master/slave port roles in the Pytho... commit | commitdiff | tree
next