yosys.git
2016-08-20 Clifford WolfAdded examples/smtbmc/demo2.v
2016-08-20 Clifford WolfAdded "yosys-smtbmc --dump-vlogtb"
2016-08-20 Clifford WolfAdded support for memories to smtio.py
2016-08-20 Clifford WolfDeprecated "write_smt2 -regs" (by default on now),...
2016-08-20 Clifford WolfAdded "yosys-smtbmc -g"
2016-08-20 Clifford WolfAdded smtbmc longopt support
2016-08-20 Clifford WolfFixed finish_addr handling in $readmemh/$readmemb
2016-08-20 Clifford WolfBugfix in partial mem write handling in verilog back-end
2016-08-20 Clifford WolfAdded "wreduce -memx"
2016-08-19 Clifford WolfAdded memory_memx pass, "memory -memx", and "prep ...
2016-08-19 Clifford WolfOptimize memory address port width in wreduce and memor...
2016-08-18 Clifford WolfAdded missing support for mem read enable ports to...
2016-08-18 Clifford WolfBugfix in test_autotb
2016-08-18 Clifford WolfImproved smtbmc vcd generation performance
2016-08-17 Clifford WolfAdded printing of code loc of failed asserts to yosys...
2016-08-16 Clifford WolfFixed default build config
2016-08-16 Clifford WolfMerge pull request #203 from cr1901/master
2016-08-16 William D.... Add MSYS2-compatible build.
2016-08-16 Clifford WolfUse _Exit(0) on win32, always use _Exit(1) in log_error()
2016-08-16 Clifford WolfUpdated ABC to hg rev a86455b00da5
2016-08-16 Clifford WolfFixed use-after-free dict<> usage pattern in hierarchy.cc
2016-08-15 Clifford WolfUpdated ABC to hg rev 760ba358e790
2016-08-15 Clifford WolfABC mxe cross-build fix
2016-08-15 Clifford WolfMinor fixes in show command
2016-08-15 Clifford WolfAdded greenpak4_dffinv
2016-08-15 Clifford WolfFixed upto handling in verilog back-end
2016-08-14 Clifford WolfMerge pull request #200 from azonenberg/master
2016-08-14 Andrew Zonenberggreenpak4: Changed name of inverted output ports for...
2016-08-14 Andrew Zonenberggreenpak4: Added GP_DFFxI cells
2016-08-14 Andrew Zonenberggreenpak4: Renamed ports for better consistency (see...
2016-08-11 Clifford WolfMerge pull request #198 from whitequark/master
2016-08-10 whitequarksynth_greenpak4: use attrmvcp to move LOC from wires...
2016-08-10 Clifford WolfOnly allow posedge/negedge with 1 bit wide signals
2016-08-10 Clifford WolfFixed some compiler warnings in attrmap command
2016-08-09 Clifford WolfAdded "attrmap" command
2016-08-09 Clifford WolfAdded log_const() API
2016-08-09 Clifford WolfAdded "attrmvcp" pass
2016-08-08 Yury GribovUse /proc/self/exe on Cygwin as well.
2016-08-08 Clifford WolfUndo "preserve wire attributes in iopadmap" change...
2016-08-06 Clifford WolfAdded "test_autotb -seed" (and "autotest.sh -S")
2016-08-06 Clifford Wolfpreserve wire attributes in iopadmap
2016-08-06 Clifford WolfFixed bug in parsing real constants
2016-08-02 Clifford WolfAdded "insbuf" command
2016-07-30 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys
2016-07-30 Clifford WolfAdded "write_verilog -defparam"
2016-07-30 Clifford WolfAdded "write_verilog -nodec -nostr"
2016-07-27 Clifford WolfAdded $initstate support to smtbmc flow
2016-07-27 Clifford WolfAdded SatGen support for $anyconst
2016-07-27 Clifford WolfRemoved $predict support from SatGen
2016-07-27 Clifford WolfAdded $anyconst and $aconst
2016-07-27 Clifford WolfAdded "read_verilog -dump_rtlil"
2016-07-25 Clifford WolfRenamed AbstractCellEdgesDatabase::add_cell() to add_ed...
2016-07-25 Clifford WolfFixed a verilog parser memory leak
2016-07-25 Clifford WolfFixed parsing of empty positional cell ports
2016-07-24 Clifford WolfImprovements in CellEdgesDatabase
2016-07-24 Clifford WolfAdded CellEdgesDatabase API
2016-07-24 Clifford WolfMoved SatHelper::setup_init() code to SatHelper::setup()
2016-07-23 Clifford WolfAdded $initstate support to "sat" command
2016-07-23 Clifford WolfNo tristate warning message for "read_verilog -lib"
2016-07-22 Clifford WolfAdded satgen initstate support
2016-07-21 Clifford WolfUsing $initstate in "initial assume" and "initial assert"
2016-07-21 Clifford WolfAdded $initstate cell type and vlog function
2016-07-21 Clifford WolfAfter reading the SV spec, using non-standard predict...
2016-07-13 Clifford WolfAdded basic support for $expect cells
2016-07-13 Clifford WolfAdded examples/smtbmc
2016-07-13 Clifford WolfMerge pull request #191 from whitequark/json-module...
2016-07-13 Clifford WolfMerge pull request #193 from azonenberg/master
2016-07-12 Andrew ZonenbergMerge https://github.com/cliffordwolf/yosys
2016-07-12 Clifford WolfMinor bugfix in FSM reset state detection
2016-07-12 whitequarkwrite_json: also write module attributes.
2016-07-12 Andrew ZonenbergAdded GP_DAC cell
2016-07-12 Andrew ZonenbergRemoved VOUT port of GP_BANDGAP
2016-07-12 Andrew ZonenbergRemoved splitnets in prep for new gp4par parser
2016-07-11 Clifford WolfYosys-smtbmc: Support for hierarchical VCD dumping
2016-07-11 Clifford WolfMoved smt2 yosys info parsing from smtbmc.py to smtio.py
2016-07-11 Clifford WolfAdded "prep -auto-top" and "synth -auto-top"
2016-07-10 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys
2016-07-10 Clifford WolfMerge pull request #189 from whitequark/master
2016-07-10 Clifford WolfSupport for hierarchical designs in smt2 back-end
2016-07-10 whitequarkgreenpak4: add GP_COUNT{8,14}_ADV cells.
2016-07-09 Clifford WolfFurther improved fsm_detect output, attempt to detect...
2016-07-09 Clifford WolfAdded printing of some warning messages to fsm_detect
2016-07-08 Clifford WolfAdded warning about adding fsm_encoding attributes...
2016-07-08 Clifford WolfMinor fixes in ice40_ff* passes for sloppy SB_DFF insta...
2016-07-08 Clifford WolfFixed mem assignment in left-hand-side concatenation
2016-07-08 Clifford WolfMerge branch 'eddiehung-vtr'
2016-07-08 Clifford WolfRestored blif "-true - .." behavior, use "-true + ...
2016-07-08 Clifford WolfIn BLIF, a .names without entries already always outputs 0
2016-07-08 Clifford WolfUndo eddiehung-vtr Makefile changes
2016-07-08 Clifford WolfMerge branch 'yosys-0.5-vtr' of https://github.com...
2016-07-02 Clifford WolfFixed autotest.sh handling of `timescale
2016-07-01 Clifford WolfMerge branch 'assert-limit'
2016-07-01 Clifford WolfReplaced "select -assert-limit" with -assert-max and...
2016-07-01 eshellkoAdded 'assert-limit' option for 'select' command
2016-06-30 Clifford WolfImproved ice40_ffinit error reporting
2016-06-21 Clifford WolfMerge pull request #181 from rubund/input_logic_allowed
2016-06-20 Ruben UndheimAllow defining input ports as "input logic" in SystemVe...
2016-06-19 Clifford WolfBugfix in "abc -script" handling
2016-06-19 Clifford WolfMerge branch 'sv_packages' of https://github.com/rubund...
2016-06-19 Clifford WolfAdded "deminout"
next