2018-02-08 |
Giacomo Travaglini | arch-arm: Don't change PSTATE in Illegal Exception... |
commit | commitdiff | tree |
2018-02-08 |
Chuan Zhu | arch-arm: Handle route to EL2 in Supervisor Trap |
commit | commitdiff | tree |
2018-02-07 |
Nikos Nikoleris | arch-arm: Change the type of fault for dc ivac instructions |
commit | commitdiff | tree |
2018-02-07 |
Nikos Nikoleris | arch-arm: Unify permission checks for dc * instructions |
commit | commitdiff | tree |
2018-02-07 |
Nikos Nikoleris | arch-arm: Check cache maintenance insts for permission... |
commit | commitdiff | tree |
2018-02-07 |
Nikos Nikoleris | arch-arm: Turn dc ivac to dc civac when some conditions... |
commit | commitdiff | tree |
2018-02-07 |
Nikos Nikoleris | arch-arm: Fix printing of the data cache maintenance... |
commit | commitdiff | tree |
2018-02-07 |
Nikos Nikoleris | arch-arm: Fix cache line size for cache maintenace... |
commit | commitdiff | tree |
2018-02-07 |
Nikos Nikoleris | arch-arm: Fault when dc ivac is executed from EL0 |
commit | commitdiff | tree |
2018-02-07 |
Nikos Nikoleris | mem-cache: Only pendingModified MSHRs can satisfy CMO... |
commit | commitdiff | tree |
2018-02-07 |
Nikos Nikoleris | mem-cache: Cleaned blocks should be marked as not writable |
commit | commitdiff | tree |
2018-02-07 |
Giacomo Travaglini | arch-arm: Change function name for banked miscregs |
commit | commitdiff | tree |
2018-02-07 |
Giacomo Travaglini | arch-arm: Fix AArch32 SETEND Instruction |
commit | commitdiff | tree |
2018-02-07 |
Giacomo Travaglini | arch-arm: Correct Illegal Exception Return detection |
commit | commitdiff | tree |
2018-02-07 |
Giacomo Travaglini | arch-arm: ELUsingAArch32K from armarm pseudocode |
commit | commitdiff | tree |
2018-02-07 |
Giacomo Travaglini | arch-arm: isSecureBelow from armarm pseudocode |
commit | commitdiff | tree |
2018-02-07 |
Chuan Zhu | arch-arm: Fix incorrect assumptions in ELIs64 |
commit | commitdiff | tree |
2018-02-06 |
Daniel R. Carvalho | mem-cache: Remove extra numSets zero check. |
commit | commitdiff | tree |
2018-02-06 |
Daniel R. Carvalho | mem: Standardize mem folder header guards |
commit | commitdiff | tree |
2018-02-05 |
Gabe Black | base: Update #includes for bitunion.hh. |
commit | commitdiff | tree |
2018-02-05 |
Nayan Deshmukh | config: remove dead code in fs.py |
commit | commitdiff | tree |
2018-02-05 |
Giacomo Travaglini | cpu: MinorCPU handling IsSquashAfter flag |
commit | commitdiff | tree |
2018-02-05 |
Giacomo Travaglini | arch-arm: Removing Serializing flag from ISB |
commit | commitdiff | tree |
2018-02-02 |
Nikos Nikoleris | base: Fix unused function warning |
commit | commitdiff | tree |
2018-02-01 |
Sujay Phadke | alpha: fix for no 'break' in the case statement |
commit | commitdiff | tree |
2018-02-01 |
Hanhwi Jang | scons: Resolve backtrace implementation existence testi... |
commit | commitdiff | tree |
2018-01-31 |
Christian Menard | arch-x86: consistent style of comments in system files |
commit | commitdiff | tree |
2018-01-30 |
Maximilian... | arch-x86: Granularity bit and segment limit |
commit | commitdiff | tree |
2018-01-29 |
Gabe Black | riscv: Add overrides to various StaticInst methods. |
commit | commitdiff | tree |
2018-01-29 |
Gabe Black | base: Remove the ability to cprintf stringstreams directly. |
commit | commitdiff | tree |
2018-01-29 |
Gabe Black | base: Delete commented out versions of the format_integ... |
commit | commitdiff | tree |
2018-01-29 |
Curtis Dunham | arch-arm: understandably initialize register permissions |
commit | commitdiff | tree |
2018-01-29 |
Curtis Dunham | arm: extend MiscReg metadata structures |
commit | commitdiff | tree |
2018-01-29 |
Curtis Dunham | arch-arm: understandably initialize register mappings |
commit | commitdiff | tree |
2018-01-29 |
Curtis Dunham | config, arm: enable device tree autogeneration for... |
commit | commitdiff | tree |
2018-01-29 |
Glenn Bergmans | config: Embed Device Tree generation in fs.py config |
commit | commitdiff | tree |
2018-01-29 |
Glenn Bergmans | arm: DT autogeneration - generate PCI node |
commit | commitdiff | tree |
2018-01-29 |
Glenn Bergmans | arm: DT autogeneration - Generate energy controller... |
commit | commitdiff | tree |
2018-01-29 |
Glenn Bergmans | arm: DT autogeneration - autogenerate RealView Platform... |
commit | commitdiff | tree |
2018-01-29 |
Glenn Bergmans | arm: DT autogeneration - Generate memory node |
commit | commitdiff | tree |
2018-01-29 |
Glenn Bergmans | arm: DT autogeneration - Generate cpus node |
commit | commitdiff | tree |
2018-01-29 |
Glenn Bergmans | arm: DT autogeneration - Device Tree generation methods |
commit | commitdiff | tree |
2018-01-29 |
Glenn Bergmans | ext: DT autogeneration - Add PyFtd to m5 space |
commit | commitdiff | tree |
2018-01-29 |
Curtis Dunham | arm: make Arm GenericTimer a ClockedObject |
commit | commitdiff | tree |
2018-01-27 |
Gabe Black | base: Add an "override" to name() in the HardBreakpoint... |
commit | commitdiff | tree |
2018-01-27 |
Gabe Black | base: Get bitunions to compile on clang 3.8. |
commit | commitdiff | tree |
2018-01-25 |
Hanhwi Jang | util: Implement Lua module for m5ops. |
commit | commitdiff | tree |
2018-01-23 |
Swapnil Haria | arch-x86: Adding clflush, clflushopt, clwb instructions |
commit | commitdiff | tree |
2018-01-23 |
Gabe Black | arch: Remove the "arch/tlb.hh" switching header. |
commit | commitdiff | tree |
2018-01-23 |
Gabe Black | tarch, mem: Abstract the data stored in the SE page... |
commit | commitdiff | tree |
2018-01-23 |
Gabe Black | x86, mem: Rewrite the multilevel page table class. |
commit | commitdiff | tree |
2018-01-20 |
Hanhwi Jang | util: Implement PIC version of m5ops for X86. |
commit | commitdiff | tree |
2018-01-20 |
Gabe Black | x86, mem: Don't try to force physical addresses on... |
commit | commitdiff | tree |
2018-01-20 |
Gabe Black | x86, mem: Get rid of PageTableOps::getBasePtr. |
commit | commitdiff | tree |
2018-01-20 |
Gabe Black | x86, mem: Pass the multi level page table layout in... |
commit | commitdiff | tree |
2018-01-20 |
Gabe Black | arch, mem: Make the page table lookup function return... |
commit | commitdiff | tree |
2018-01-20 |
Gabe Black | base: Hide the BitUnion::__StorageType type. |
commit | commitdiff | tree |
2018-01-20 |
Gabe Black | arm, base: Generalize and move the BitUnion hash struct. |
commit | commitdiff | tree |
2018-01-20 |
Gabe Black | sim: Use the new BitUnion templates in serialize.hh. |
commit | commitdiff | tree |
2018-01-20 |
Gabe Black | base: Enable specializing templates on BitUnion types. |
commit | commitdiff | tree |
2018-01-20 |
Gabe Black | base: Rework bitunions so they can be more flexible. |
commit | commitdiff | tree |
2018-01-20 |
Gabe Black | sim, arch, base: Refactor the base remote GDB class. |
commit | commitdiff | tree |
2018-01-19 |
Gabe Black | arch, mem, sim: Consolidate and rename the SE mode... |
commit | commitdiff | tree |
2018-01-18 |
Andreas Sandberg | util: Add an option to specify paths in list_changes.py |
commit | commitdiff | tree |
2018-01-17 |
Gabe Black | mem: Change the multilevel page table to inherit from... |
commit | commitdiff | tree |
2018-01-16 |
Alec Roelke | arch-riscv: Fix floating-poing op classes |
commit | commitdiff | tree |
2018-01-16 |
Alec Roelke | arch-riscv: Fix floating-point conversion bugs |
commit | commitdiff | tree |
2018-01-16 |
Gabe Black | sim: Simplify registerThreadContext a little bit. |
commit | commitdiff | tree |
2018-01-15 |
Gabe Black | mem: Track TLB entries in the lookup cache as pointers. |
commit | commitdiff | tree |
2018-01-15 |
Gabe Black | arch: Fix a fatal_if in most of the arch's process... |
commit | commitdiff | tree |
2018-01-12 |
Xiaoyu Ma | sim: Allow passing a user-defined L2XBar to addTwoLevel... |
commit | commitdiff | tree |
2018-01-11 |
Earl Ou | util/m5: add Android.mk |
commit | commitdiff | tree |
2018-01-11 |
Alec Roelke | arch-riscv: Don't crash when printing unknown CSRs |
commit | commitdiff | tree |
2018-01-11 |
Nikos Nikoleris | mem-ruby: Fix wakeup timeouts for the MOESI_CMP_token... |
commit | commitdiff | tree |
2018-01-11 |
Nikos Nikoleris | mem-ruby: Remove function that maps responses to a... |
commit | commitdiff | tree |
2018-01-11 |
Nikos Nikoleris | mem-ruby: Add support for multiple DMA engines in MESI_... |
commit | commitdiff | tree |
2018-01-11 |
Gabe Black | cpu: Make the CPU's TLB parameter a BaseTLB. |
commit | commitdiff | tree |
2018-01-11 |
Gabe Black | arm, power: Make the python TLB simobjects inherit... |
commit | commitdiff | tree |
2018-01-11 |
Gabe Black | arch,mem: Remove the default value for page size. |
commit | commitdiff | tree |
2018-01-11 |
Gabe Black | arch,mem: Move page table construction into the arch... |
commit | commitdiff | tree |
2018-01-10 |
Chen Zou | configs: Fill in the cpu.isa field in etrace_replay... |
commit | commitdiff | tree |
2018-01-10 |
BKP | style: change C/C++ source permissions to noexec |
commit | commitdiff | tree |
2018-01-10 |
Alec Roelke | arch-riscv: Make use of ImmOp's polymorphism |
commit | commitdiff | tree |
2018-01-10 |
Gabe Black | alpha,arm,mips,power,riscv,sparc,x86,cpu: Get rid of... |
commit | commitdiff | tree |
2018-01-10 |
Tuan Ta | arch-riscv,sim: Support clone syscall in RISC-V |
commit | commitdiff | tree |
2018-01-09 |
Nikos Nikoleris | mem-cache: Prune unnecessary writebacks in exclusive... |
commit | commitdiff | tree |
2018-01-09 |
Hanhwi Jang | util: Add the missing wakecpu m5op in X86. |
commit | commitdiff | tree |
2018-01-09 |
Hanhwi Jang | util: resolve m5op name mismatching in m5op headers. |
commit | commitdiff | tree |
2018-01-09 |
Gabe Black | cpu: Use the NotAnInst flag to avoid passing an inst... |
commit | commitdiff | tree |
2018-01-09 |
Gabe Black | cpu: Add a NotAnInst flag to the BaseDynInst class. |
commit | commitdiff | tree |
2018-01-09 |
Gabe Black | cpu, power: Get rid of the remnants of the EA computati... |
commit | commitdiff | tree |
2018-01-09 |
Gabe Black | arm: Make translateFunctional override the base impleme... |
commit | commitdiff | tree |
2018-01-08 |
Tony Gutierrez | gpu-compute: call createThreads() on cpu objs in apu_se.py |
commit | commitdiff | tree |
2018-01-05 |
Tuan Ta | arch-riscv: Ignore sched_yield syscall in SE mode |
commit | commitdiff | tree |
2018-01-05 |
Tuan Ta | sim: Fix a bug in prlimit syscall in SE mode |
commit | commitdiff | tree |
2018-01-05 |
Tuan Ta | arch-riscv: Ignore set_robust_list and get_robust_list... |
commit | commitdiff | tree |
2018-01-05 |
Tuan Ta | arch-riscv: Add an implementation of set_tid_address... |
commit | commitdiff | tree |
2018-01-05 |
Alec Roelke | arch-riscv: Correct syscall argument reg count |
commit | commitdiff | tree |
2018-01-04 |
Alec Roelke | arch-riscv: Remove "magic" syscall number constant |
commit | commitdiff | tree |
2018-01-02 |
Gabe Black | config: Handle NULL simobject parameters in read_config.py. |
commit | commitdiff | tree |
next |