projects
/
yosys.git
/ shortlog
commit
grep
author
committer
pickaxe
?
search:
re
summary
| shortlog |
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
yosys.git
2021-08-11
Marcelina Kościelnicka
test/arch/{ecp5,ice40}/memories.ys: Use read_verilog...
commit
|
commitdiff
|
tree
2021-08-11
Marcelina Kościelnicka
memory_dff: Recognize read ports with reset / initial...
commit
|
commitdiff
|
tree
2021-08-11
Marcelina Kościelnicka
proc_memwr: Use the v2 memwr cell.
commit
|
commitdiff
|
tree
2021-08-11
Marcelina Kościelnicka
Add v2 memory cells.
commit
|
commitdiff
|
tree
2021-08-11
github-actions...
Bump version
commit
|
commitdiff
|
tree
2021-08-10
Marcelina Kościelnicka
kernel/mem: Introduce transparency masks.
commit
|
commitdiff
|
tree
2021-08-10
Michael Singer
Allow optional comma after last entry in enum
commit
|
commitdiff
|
tree
2021-08-10
github-actions...
Bump version
commit
|
commitdiff
|
tree
2021-08-09
Marcelina Kościelnicka
Refactor common parts of SAT-using optimizations into...
commit
|
commitdiff
|
tree
2021-08-08
github-actions...
Bump version
commit
|
commitdiff
|
tree
2021-08-07
Marcelina Kościelnicka
opt_merge: Use FfInitVals.
commit
|
commitdiff
|
tree
2021-08-07
github-actions...
Bump version
commit
|
commitdiff
|
tree
2021-08-06
Marcelina Kościelnicka
verilog: Support tri/triand/trior wire types.
commit
|
commitdiff
|
tree
2021-08-05
github-actions...
Bump version
commit
|
commitdiff
|
tree
2021-08-04
Marcelina Kościelnicka
memory_share: Don't skip ports with EN wired to input...
commit
|
commitdiff
|
tree
2021-08-04
github-actions...
Bump version
commit
|
commitdiff
|
tree
2021-08-03
Marcelina Kościelnicka
memory_bram: Move init data swizzling before other...
commit
|
commitdiff
|
tree
2021-08-03
github-actions...
Bump version
commit
|
commitdiff
|
tree
2021-08-02
Miodrag Milanovic
Require latest verific
commit
|
commitdiff
|
tree
2021-08-02
github-actions...
Bump version
commit
|
commitdiff
|
tree
2021-08-01
Marcelina Kościelnicka
backend/verilog: Add alternate mode for transparent...
commit
|
commitdiff
|
tree
2021-08-01
Marcelina Kościelnicka
memory_bram: Some refactoring
commit
|
commitdiff
|
tree
2021-07-31
github-actions...
Bump version
commit
|
commitdiff
|
tree
2021-07-30
Miodrag Milanović
Update version.yml
commit
|
commitdiff
|
tree
2021-07-30
Maciej Dudek
Fixes xc7 BRAM36s
commit
|
commitdiff
|
tree
2021-07-30
Zachary Snow
proc_rmdead: use explicit pattern set when there are...
commit
|
commitdiff
|
tree
2021-07-30
Zachary Snow
genrtlil: add width detection for AST_PREFIX nodes
commit
|
commitdiff
|
tree
2021-07-30
github-actions...
Bump version
commit
|
commitdiff
|
tree
2021-07-29
Marcelina Kościelnicka
opt_lut: Allow more than one -dlogic per cell type.
commit
|
commitdiff
|
tree
2021-07-29
Zachary Snow
verilog: save and restore overwritten macro arguments
commit
|
commitdiff
|
tree
2021-07-29
github-actions...
Bump version
commit
|
commitdiff
|
tree
2021-07-28
Marcelina Kościelnicka
verilog: Emit $meminit_v2 cell.
commit
|
commitdiff
|
tree
2021-07-28
Marcelina Kościelnicka
backends/verilog: Support meminit with mask.
commit
|
commitdiff
|
tree
2021-07-28
Marcelina Kościelnicka
memory: Introduce $meminit_v2 cell, with EN input.
commit
|
commitdiff
|
tree
2021-07-28
github-actions...
Bump version
commit
|
commitdiff
|
tree
2021-07-27
Marcelina Kościelnicka
proc: Run opt_expr at the end
commit
|
commitdiff
|
tree
2021-07-27
Marcelina Kościelnicka
opt_expr: Propagate constants to port connections.
commit
|
commitdiff
|
tree
2021-07-27
github-actions...
Bump version
commit
|
commitdiff
|
tree
2021-07-26
Miodrag Milanovic
Add version bump workflow
commit
|
commitdiff
|
tree
2021-07-21
Miodrag Milanovic
Update to latest verific
commit
|
commitdiff
|
tree
2021-07-20
Rupert Swarbrick
Use new read_id_num helper function elsewhere in hierar...
commit
|
commitdiff
|
tree
2021-07-20
Rupert Swarbrick
Extract connection checking logic from expand_module...
commit
|
commitdiff
|
tree
2021-07-20
whitequark
Merge pull request #2885 from whitequark/cxxrtl-fix...
commit
|
commitdiff
|
tree
2021-07-20
whitequark
Merge pull request #2884 from whitequark/cxxrtl-fix...
commit
|
commitdiff
|
tree
2021-07-20
whitequark
cxxrtl: treat wires with multiple defs as not inlinable.
commit
|
commitdiff
|
tree
2021-07-20
whitequark
cxxrtl: treat assignable internal wires used only for...
commit
|
commitdiff
|
tree
2021-07-20
whitequark
Merge pull request #2881 from whitequark/cxxrtl-sideway...
commit
|
commitdiff
|
tree
2021-07-19
whitequark
cxxrtl: escape colon in variable names in VCD writer.
commit
|
commitdiff
|
tree
2021-07-18
whitequark
Merge pull request #2880 from whitequark/cxxrtl-fix...
commit
|
commitdiff
|
tree
2021-07-18
whitequark
cxxrtl: add debug_item::{get,set}.
commit
|
commitdiff
|
tree
2021-07-17
whitequark
Merge pull request #2879 from whitequark/cxxrtl-fix...
commit
|
commitdiff
|
tree
2021-07-17
whitequark
cxxrtl: treat internal wires used only for debug as...
commit
|
commitdiff
|
tree
2021-07-16
Rupert Swarbrick
Add support for parsing the SystemVerilog 'bind' construct
commit
|
commitdiff
|
tree
2021-07-16
whitequark
Merge pull request #2874 from whitequark/cxxrtl-fix...
commit
|
commitdiff
|
tree
2021-07-16
whitequark
Merge pull request #2873 from whitequark/cxxrtl-fix...
commit
|
commitdiff
|
tree
2021-07-16
whitequark
Merge pull request #2872 from whitequark/cxxrtl-fix...
commit
|
commitdiff
|
tree
2021-07-16
whitequark
cxxrtl: run hierarchy pass regardless of (*top*) attrib...
commit
|
commitdiff
|
tree
2021-07-16
whitequark
cxxrtl: emit debug items for unused public wires.
commit
|
commitdiff
|
tree
2021-07-16
whitequark
cxxrtl: don't expect user cell inputs to be wires.
commit
|
commitdiff
|
tree
2021-07-16
whitequark
Merge pull request #2871 from whitequark/cxxrtl-fix...
commit
|
commitdiff
|
tree
2021-07-16
whitequark
cxxrtl: don't mark buffered internal wires as UNUSED...
commit
|
commitdiff
|
tree
2021-07-16
whitequark
Merge pull request #2870 from whitequark/cxxrtl-fix...
commit
|
commitdiff
|
tree
2021-07-15
whitequark
cxxrtl: mark dead local wires as unused even with inlin...
commit
|
commitdiff
|
tree
2021-07-15
Zachary Snow
sv: fix two struct access bugs
commit
|
commitdiff
|
tree
2021-07-15
Rupert Swarbrick
Add a test for interfaces on modules loaded on-demand
commit
|
commitdiff
|
tree
2021-07-15
Rupert Swarbrick
Extract missing module support in hierarchy.cc to a...
commit
|
commitdiff
|
tree
2021-07-14
whitequark
Merge pull request #2866 from rswarbrick/found-init
commit
|
commitdiff
|
tree
2021-07-14
Rupert Swarbrick
Delete unused found_init variable
commit
|
commitdiff
|
tree
2021-07-13
Marcelina Kościelnicka
kernel/mem: Add a coalesce_inits helper.
commit
|
commitdiff
|
tree
2021-07-12
GCHQDeveloper560
Add support for the Bitwuzla solver
commit
|
commitdiff
|
tree
2021-07-12
Marcelina Kościelnicka
kernel/mem: Use delayed removal for inits as well.
commit
|
commitdiff
|
tree
2021-07-12
Marcelina Kościelnicka
kernel/mem: Add documentation for more helper functions.
commit
|
commitdiff
|
tree
2021-07-12
Marcelina Kościelnicka
cxxrtl: Support memory writes in processes.
commit
|
commitdiff
|
tree
2021-07-12
Marcelina Kościelnicka
cxxrtl: Add support for memory read port reset.
commit
|
commitdiff
|
tree
2021-07-12
Marcelina Kościelnicka
cxxrtl: Add support for mem read port initial data.
commit
|
commitdiff
|
tree
2021-07-12
Marcelina Kościelnicka
cxxrtl: Convert to Mem helpers.
commit
|
commitdiff
|
tree
2021-07-12
Marcelina Kościelnicka
kernel/mem: Commit new values of attributes in emit.
commit
|
commitdiff
|
tree
2021-07-12
Marcelina Kościelnicka
kernel/mem: Make the Mem helpers inherit from AttrObject.
commit
|
commitdiff
|
tree
2021-07-11
Marcelina Kościelnicka
rtlil: Make Process handling more uniform with Cell...
commit
|
commitdiff
|
tree
2021-07-10
Marcelina Kościelnicka
ice40: Fix LUT input indices in opt_lut -dlogic (again).
commit
|
commitdiff
|
tree
2021-07-09
Miodrag Milanovic
Update to latest Verific with extensions for initial...
commit
|
commitdiff
|
tree
2021-07-06
Zachary Snow
sv: fix a few struct and enum memory leaks
commit
|
commitdiff
|
tree
2021-07-06
gatecat
ecp5: Add DCSC blackbox
commit
|
commitdiff
|
tree
2021-07-05
Claire Xen
Merge pull request #2835 from YosysHQ/verific_command
commit
|
commitdiff
|
tree
2021-07-05
Xiretza
Makefile: allow running multiple sanitizers at once
commit
|
commitdiff
|
tree
2021-07-05
Xiretza
Makefile: use git/make -C instead of cd
commit
|
commitdiff
|
tree
2021-07-05
Xiretza
Makefile: pass PRETTY=0 to ABC
commit
|
commitdiff
|
tree
2021-07-05
Xiretza
Makefile: don't bake DESTDIR into libyosys DT_SONAME
commit
|
commitdiff
|
tree
2021-07-05
Xiretza
Makefile: clean up PYOSYS configuration
commit
|
commitdiff
|
tree
2021-07-05
Miodrag Milanovic
Add additional help
commit
|
commitdiff
|
tree
2021-06-19
whitequark
Merge pull request #2842 from whitequark/fix-wasi-build
commit
|
commitdiff
|
tree
2021-06-19
whitequark
Fix WASI build after commit 1d88bea1.
commit
|
commitdiff
|
tree
2021-06-18
Miodrag Milanović
Merge pull request #2836 from YosysHQ/gatecat/pyosys...
commit
|
commitdiff
|
tree
2021-06-17
Rupert Swarbrick
Move interface expansion in hierarchy.cc into a helper...
commit
|
commitdiff
|
tree
2021-06-17
Zachary Snow
sv: fix up end label checking
commit
|
commitdiff
|
tree
2021-06-16
Ashton Snelgrove
Include blif reader header in public facing extension...
commit
|
commitdiff
|
tree
2021-06-16
gatecat
pyosys: Clear SIGINT handler after Python loads
commit
|
commitdiff
|
tree
2021-06-16
Miodrag Milanovic
Support command files in Verific
commit
|
commitdiff
|
tree
2021-06-14
Xiretza
verilog: fix leaking of type names in parser
commit
|
commitdiff
|
tree
2021-06-14
Xiretza
verilog: fix wildcard port connections leaking memory
commit
|
commitdiff
|
tree
next