projects / gem5.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
gem5.git
2012-11-03 Lluis Vilanovax86, util: add m5_writefile to m5op_x86.S commit | commitdiff | tree
2012-11-02 Hamid Reza... ruby: reset and dump stats along with reset of the... commit | commitdiff | tree
2012-11-02 Ali Saidimem: fix use after free issue in memories until 4-phase... commit | commitdiff | tree
2012-11-02 Ali Saidiupdate stats for preceeding changes commit | commitdiff | tree
2012-11-02 Andreas Sandbergmem: Add support for writing back and flushing caches commit | commitdiff | tree
2012-11-02 Andreas Sandbergsim: Add drain methods to request additional cleanup... commit | commitdiff | tree
2012-11-02 Andreas Sandbergsim: Add SWIG interface for Serializable commit | commitdiff | tree
2012-11-02 Andreas Sandbergpython: Rename doDrain()->drain() and make it do the... commit | commitdiff | tree
2012-11-02 Andreas Sandbergsim: Reuse the code to change memory mode. commit | commitdiff | tree
2012-11-02 Andreas Sandbergsim: Move the draining interface into a separate base... commit | commitdiff | tree
2012-11-02 Andreas Sandbergcpu: O3 add a header declaring the DerivO3CPU commit | commitdiff | tree
2012-11-02 Andreas Sandbergcpu: Add header files for checker CPUs commit | commitdiff | tree
2012-11-02 Andreas Sandbergdev: Fix ethernet device inheritance structure commit | commitdiff | tree
2012-11-02 Andreas Sandbergsim: Include object header files in SWIG interfaces commit | commitdiff | tree
2012-11-02 Andreas Sandbergpci: Make Python wrapper cast to the right type commit | commitdiff | tree
2012-11-02 Andreas Sandbergmips: Remove unused Python file commit | commitdiff | tree
2012-11-02 Andreas Sandbergdev: Add missing inline declarations commit | commitdiff | tree
2012-11-02 Andreas Sandbergbase: Add missing header file to addr_range.hh. commit | commitdiff | tree
2012-10-09 James Clarksonm5: Expose m5 pseudo-instructions to C/C++ via a static... commit | commitdiff | tree
2012-11-02 Dam SunwooARM: dump stats and process info on context switches commit | commitdiff | tree
2012-11-02 Chander Sudanthibase: Fix a few incorrectly handled print format cases commit | commitdiff | tree
2012-11-02 Chander Sudanthibase: split out the VncServer into a VncInput and Serve... commit | commitdiff | tree
2012-11-02 Dam SunwooISA: generic Linux thread info support commit | commitdiff | tree
2012-11-02 Ali Saidisim: Fix as issue where exit events on instr queues... commit | commitdiff | tree
2012-11-02 Mrinmoy Ghosho3: Fix a couple of issues with the local predictor. commit | commitdiff | tree
2012-11-02 Andreas SandbergPartly revert [4f54b0f229b5] and move draining to m5... commit | commitdiff | tree
2012-10-31 Andreas Hanssonmem: Fix typo in port comments commit | commitdiff | tree
2012-10-31 Andreas Hanssonstats: Update stats for fixed simple-atomic-mp config commit | commitdiff | tree
2012-10-31 Andreas Hanssonconfig: Fix a typo in the simple-atomic-mp configuration commit | commitdiff | tree
2012-10-30 Andreas Hanssonstats: Update stats for unified cache configuration commit | commitdiff | tree
2012-10-30 Andreas Hanssonconfig: Unify caches used in regressions and adjust... commit | commitdiff | tree
2012-10-27 Nilay Vaishregressions: update stats for ruby fs test commit | commitdiff | tree
2012-10-27 Malek Muslehruby: set the is_icache param for caches commit | commitdiff | tree
2012-10-27 Jason Power... Ruby: Use block size in configuring directory bits... commit | commitdiff | tree
2012-10-26 Andreas Hanssonconfig: Add a check for fastmem only used with Atomic CPU commit | commitdiff | tree
2012-10-26 Andreas Hanssonconfig: Remove unused mem_size in fs.py commit | commitdiff | tree
2012-10-26 Andreas Hanssonconfig: Fix the cache class naming in regression scripts commit | commitdiff | tree
2012-10-25 Andreas Hanssonstats: Update the stats to reflect the 1GHz default... commit | commitdiff | tree
2012-10-25 Andreas Hanssondev: Make default clock more reasonable for system... commit | commitdiff | tree
2012-10-25 Andreas Hanssonstats: Update stats to reflect use of SimpleDRAM commit | commitdiff | tree
2012-10-25 Andreas Hanssonconfig: Use SimpleDRAM in full-system, and with o3... commit | commitdiff | tree
2012-10-25 Andreas Hanssonconfig: Use shared cache config for regressions commit | commitdiff | tree
2012-10-25 Andreas Hanssonarm: Use table walker clock that is inherited from CPU commit | commitdiff | tree
2012-10-23 Andreas Hanssonstats: Update stats for DMA port send commit | commitdiff | tree
2012-10-23 Andreas Hanssondev: Remove zero-time loop in DMA timing send commit | commitdiff | tree
2012-10-23 Andreas Hanssonstats: Update t1000 stats to match recent changes commit | commitdiff | tree
2012-10-18 Nilay Vaishruby: functional access updates to network test protocol commit | commitdiff | tree
2012-10-16 Nilay Vaishregressions: update stats for eio tests commit | commitdiff | tree
2012-10-16 Nilay Vaishregressions: update stats due to change to ruby memory... commit | commitdiff | tree
2012-10-15 Nilay Vaishruby: improved support for functional accesses commit | commitdiff | tree
2012-10-15 Nilay Vaishmemtest: move check on outstanding requests commit | commitdiff | tree
2012-10-15 Nilay Vaish ruby: register multiple memory controllers commit | commitdiff | tree
2012-10-15 Nilay Vaishruby: remove AbstractMemOrCache commit | commitdiff | tree
2012-10-15 Nilay Vaishruby: allow function definition in slicc structs commit | commitdiff | tree
2012-10-15 Nilay Vaishruby banked array: do away with event scheduling commit | commitdiff | tree
2012-10-15 Nilay Vaishruby: reset timing after cache warm up commit | commitdiff | tree
2012-10-15 Andreas HanssonMem: Fix incorrect logic in bus blocksize check commit | commitdiff | tree
2012-10-15 Andreas HanssonPort: Add protocol-agnostic ports in the port hierarchy commit | commitdiff | tree
2012-10-15 Andreas HanssonMem: Separate the host and guest views of memory backin... commit | commitdiff | tree
2012-10-15 Andreas HanssonCheckpoint: Make system serialize call children commit | commitdiff | tree
2012-10-15 Andreas HanssonMem: Use deque instead of list for bus retries commit | commitdiff | tree
2012-10-15 Andreas HanssonFix: Address a few minor issues identified by cppcheck commit | commitdiff | tree
2012-10-15 Andreas HanssonStats: Update stats for cache timings in cycles commit | commitdiff | tree
2012-10-15 Andreas HanssonMem: Use cycles to express cache-related latencies commit | commitdiff | tree
2012-10-15 Andreas HanssonStats: Update memtest stats after setting clock commit | commitdiff | tree
2012-10-15 Andreas HanssonConfigs: Set the memtest clock to a reasonable value commit | commitdiff | tree
2012-10-15 Andreas HanssonStats: Update stats for new default L1-to-L2 bus clock... commit | commitdiff | tree
2012-10-15 Andreas HanssonRegression: Use CPU clock and 32-byte width for L1... commit | commitdiff | tree
2012-10-15 Andreas HanssonStats: Update stats for use of two-level builder commit | commitdiff | tree
2012-10-15 Andreas HanssonRegression: Use addTwoLevelCacheHierarchy in configs commit | commitdiff | tree
2012-10-15 Andreas HanssonClock: Inherit the clock from parent by default commit | commitdiff | tree
2012-10-15 Andreas HanssonParam: Fix proxy traversal to support chained proxies commit | commitdiff | tree
2012-10-15 Andreas HanssonMem: Use range operations in bus in preparation for... commit | commitdiff | tree
2012-10-11 Andreas HanssonMem: Determine bus block size during initialisation commit | commitdiff | tree
2012-10-11 Andreas HanssonDoxygen: Update the version of the Doxyfile commit | commitdiff | tree
2012-10-02 Nilay VaishRegression Tests: Update statistics commit | commitdiff | tree
2012-10-02 Nilay Vaishruby: makes some members non-static commit | commitdiff | tree
2012-10-02 Nilay Vaishruby: changes to simple network commit | commitdiff | tree
2012-10-02 Nilay Vaishruby: rename template_hack to template commit | commitdiff | tree
2012-10-02 Nilay Vaishruby: remove unused code in protocols commit | commitdiff | tree
2012-10-02 Nilay Vaishruby: remove some unused things in slicc commit | commitdiff | tree
2012-10-02 Nilay Vaishruby: move functional access to ruby system commit | commitdiff | tree
2012-09-30 Nilay VaishMI coherence protocol: add copyright notice commit | commitdiff | tree
2012-09-28 Malek MuslehConfigs: SE script fix for Alpha and Ruby simulations commit | commitdiff | tree
2012-09-27 Andreas HanssonConfigs: Fix memtest cache latency to match new parameters commit | commitdiff | tree
2012-09-27 Andreas HanssonConfigs: Fix memtest.py by moving the system port commit | commitdiff | tree
2012-09-25 Ali SaidiARM: update stats for bp and squash fixes. commit | commitdiff | tree
2012-09-25 Djordje KovacevicMEM: Put memory system document into doxygen commit | commitdiff | tree
2012-09-25 Mrinmoy GhoshCache: add a response latency to the caches commit | commitdiff | tree
2012-09-25 Sascha BischoffStatistics: Add a function to configure periodic stats... commit | commitdiff | tree
2012-09-25 Dam SunwooARM: added support for flattened device tree blobs commit | commitdiff | tree
2012-09-25 Ali SaidiO3: Pack the comm structures a bit better to reduce... commit | commitdiff | tree
2012-09-25 Ali Saidimem: Add a gasket that allows memory ranges to be re... commit | commitdiff | tree
2012-09-25 Ali SaidiARM: Squash outstanding walks when instructions are... commit | commitdiff | tree
2012-09-25 Sascha BischoffUtil: Added script to semantically diff two config... commit | commitdiff | tree
2012-09-25 Andreas Sandbergarm: Use a static_assert to test that miscRegName[... commit | commitdiff | tree
2012-09-25 Andreas Sandbergbase: Check for static_assert support and provide fallback commit | commitdiff | tree
2012-09-25 Andreas Sandbergsim: Move CPU-specific methods from SimObject to the... commit | commitdiff | tree
2012-09-25 Andreas Sandbergsim: Remove SimObject::setMemoryMode commit | commitdiff | tree
2012-09-25 Djordje KovacevicCPU: Add abandoned instructions to O3 Pipe Viewer commit | commitdiff | tree
next