gem5.git
2020-10-22 Yu-hsin Wangconfigs: Use absolute path for VirtIO9PDiod default...
2020-10-22 Yu-hsin Wangconfigs: Fix FastmodelCluster cpu initialization
2020-10-21 Gabe Blackmisc: Fix a few accidental transitive includes.
2020-10-21 Gabe Blacksim: Implement optParamIn using paramIn.
2020-10-21 Giacomo Travagliniarch: Use getTlb in BaseMMU to reduce boilerplate
2020-10-21 Giacomo Travagliniarch-arm: Replace any getDTBPtr/getITBPtr usage
2020-10-21 Giacomo Travaglinicpu: Remove unused demapInstPage and demapDataPage
2020-10-21 Giacomo Travaglinimisc: BaseCPU using ArchMMU instead of ArchDTB/ArchITB
2020-10-20 Jason Lowe... cpu-kvm, arch-x86: Fix KVM on Intel platforms
2020-10-20 Giacomo Travaglinidev-arm: Adding a SRAM in VExpress_GEM5_V1
2020-10-20 Hoa Nguyenscons: Raise an exception when scons is run a Python2...
2020-10-19 Jason Lowe... misc: Minor updates to CONTRIBUTING.md
2020-10-19 Gabe Blackmisc: Wrap __attribute__((aligned())) in a macro in...
2020-10-19 Gabe Blackmisc: Use compiler.hh macros when available.
2020-10-17 Giacomo Travagliniarch-arm: Implement ArmPMU DTB generation
2020-10-17 Giacomo Travaglinidev: Use generateFdtProperty in the PioDevice
2020-10-17 Giacomo Travaglinidev-arm: Use generateFdtProperty in the GenericTimer
2020-10-17 Giacomo Travaglinidev-arm: Automate FdtProperty generation with ArmInterr...
2020-10-17 Giacomo Travaglinidev-arm, fastmodel: Rewrite Gic.interruptCells
2020-10-17 Giacomo Travaglinidev-arm: Define ArmInterruptType
2020-10-17 Matthew Porembaconfigs: Make GPU_VIPER config python3 friendly
2020-10-16 Kyle Roartyconfigs: python3 compatibility for apu_se
2020-10-16 Kyle Roartyutil: Update GCN dockerfile for python3
2020-10-16 Jason Lowe... sim,python: Flip logic on loopback listeners
2020-10-15 Gabe Blackdev: Rework how PCI BARs are set up in python and C++.
2020-10-15 Kyle Roartygpu-compute,mem-ruby: Properly create/handle WriteCompl...
2020-10-15 Giacomo Travagliniconfigs: Remove dangling reference to bus port in devic...
2020-10-14 Gabe Blackbase: Clean up some #ifs in _format_string.
2020-10-14 Gabe Blackmisc: Standardize the way create() constructs SimObjects.
2020-10-14 Hoa Nguyenext: Add support for comma-separated inputs of testlib...
2020-10-14 Gabe Blackcpu: Remove automatic overriding of numThreads in SE...
2020-10-14 Jordi Vaqueroarch-arm: Implement Armv8.2-LPA
2020-10-14 Jordi Vaqueroarch-arm: Implement Armv8.2-LVA
2020-10-14 Gabe Blacksystemc: Use the new M5_WEAK macro to hide [[gnu::weak]].
2020-10-14 Gabe Blackbase: Add an M5_WEAK macro to compiler.hh.
2020-10-14 Gabe Blackfastmodel: Update to c++14, and add some missing consts.
2020-10-14 Gabe Blackpython: Remove a call to reduce() from code_formatter.py.
2020-10-13 Gabe Blackcpu: Change how O3 handles requests for SMT in full...
2020-10-13 Gabe Blackcpu: Remove the "SingleThreaded" fetch policy from...
2020-10-13 Hoa Nguyenmisc: Remove an extra file in src/cpu
2020-10-13 Tiago Mückmem-ruby: allow qualifiers in SLICC functions
2020-10-13 Tiago Mückmem-ruby: more specialized address to node mapping
2020-10-13 Tiago Mückmem-ruby: Expose MessageBuffer methods
2020-10-13 Tiago Mückmem-ruby: add addressOffset util
2020-10-13 Gabe Blackfastmodel: Add a wrapper for the CortexR52.
2020-10-13 Gabe Blackutil: Add a copyright to gem5img.py.
2020-10-13 Gabe Blackconfigs,tests: Update configs to use compatible SE...
2020-10-13 Gabe Blackarch: Use finditer in the (Sub)OperandList classes.
2020-10-13 Gabe Blackarch: Pull the (Sub)OperandList classes into their...
2020-10-12 Daniel R. Carvalhomem-cache: Create ReplacementPolicy namespace
2020-10-12 Tiago Mückmem-ruby: detailed transaction latency profiling
2020-10-12 Tiago Mückmem-ruby: expose transition info to actions
2020-10-12 Tiago Mückmem-ruby: change MessageBuffer randomization param
2020-10-12 Tiago Mückmem-ruby: sequencer callback for unique writes
2020-10-12 Tiago Mückmem-ruby: move AddrRange propagation to RubyPort
2020-10-12 Tiago Mückmem-ruby: Sequencer can be used without cache
2020-10-12 Tiago Mückmem-ruby: int to Cycle converter
2020-10-12 Tiago Mückmem-ruby: support for template types in structs
2020-10-12 Tiago Mückmem-ruby: added function to check addr range
2020-10-12 Tiago Mückmem-ruby: missing method in NetDest interface
2020-10-12 Tiago Mückmem-ruby: added %(mod) operator to SLICC
2020-10-12 Gabe Blackarch: Minor cleanup of imports in isa_parser.py.
2020-10-12 Gabe Blackarch: Split utility methods/variables out of the ISA...
2020-10-12 Gabe Blackarch: Split the operand types out of the ISA parser.
2020-10-12 Gabe Blackarch: Move the ISA parser into a package.
2020-10-10 Gabe Blackx86: Change how IO port devices are structured in the...
2020-10-09 Andreas Sandbergstats: Output new-world stats before legacy stats
2020-10-09 Andreas Sandbergsim, stats: Move global stats to Root
2020-10-09 Daniel R. Carvalhomem-ruby: Simplify Ruby prefetcher's filter access...
2020-10-09 Daniel R. Carvalhomem-ruby: Use CircularQueue for prefetcher's non unit...
2020-10-09 Daniel R. Carvalhomem-ruby: Use CircularQueue for prefetcher's unit filter
2020-10-09 Gabe Blackarch: Build the operand REs in the isa_parser on demand.
2020-10-09 Tiago Mückmem-ruby: fix include dependency
2020-10-09 Tiago Mückmem-ruby: additional WriteMask methods
2020-10-09 Tiago Mückmem-ruby: Network can use custom data msg size
2020-10-09 Tiago Muckmem-ruby: Allow same-cycle enqueue
2020-10-09 Tiago Muckmem-ruby: MessageBuffer capacity check
2020-10-08 Daniel R. Carvalhomem-cache: Encapsulate CacheBlk's status
2020-10-08 Daniel R. Carvalhomem-cache: Isolate compression bit
2020-10-08 Daniel R. Carvalhomem-cache: Isolate prefetching bit
2020-10-08 Daniel R. Carvalhomem-cache: Create a tagged entry class
2020-10-08 Daniel R. Carvalhomem-cache: Debug with blk's information instead of...
2020-10-08 Daniel R. Carvalhomem-cache: Add missing StridePrefetcher invalidation
2020-10-08 Andreas Sandbergstats: Make Stats::Group::mergeStatGroup public
2020-10-08 Giacomo Travagliniarch-arm: Default ArmSystem to AArch64
2020-10-07 Gabe Blacksparc: Simplify the IntOp format slightly.
2020-10-07 Gabe Blacksparc: Clean up some code in base.isa.
2020-10-07 Gabe Blacksim: Add a mechanism for finding an compatible SE workload.
2020-10-07 Giacomo Travaglinifastmodel: Add IrisMMU model
2020-10-07 Giacomo Travagliniarch: Add generic BaseMMU
2020-10-06 Hoa Nguyenarch-arm: Replace call to `tmpnam()` by a deterministic one
2020-10-06 Pierre Ayoubcpu: Add recursion for DTB entry generation inside...
2020-10-06 Pierre Ayoubarch-arm: Add recursion for DTB entry generation inside...
2020-10-06 Daniel R. Carvalhomem-cache: Encapsulate CacheBlk's srcRequestorId
2020-10-06 Daniel R. Carvalhomem-cache: Encapsulate CacheBlk's tickInserted
2020-10-06 Daniel R. Carvalhomem-cache: Encapsulate CacheBlk's refCount
2020-10-06 Daniel R. Carvalhomem-cache: Encapsulate CacheBlk's task_id
2020-10-06 Daniel R. Carvalhomem-cache: Protect tag from being mishandled
2020-10-06 Earl Ouscons: only wrap message with positive value
2020-10-06 Earl Ouscons: avoid interactive access in non-tty
next