projects / yosys.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
yosys.git
2014-09-02 Clifford WolfSmall bug fixes in $not, $neg, and $shiftx models commit | commitdiff | tree
2014-09-02 Clifford WolfAdded SAT testing to test_cell eval stage commit | commitdiff | tree
2014-09-02 Clifford WolfRemoved references to yosys-svgviewer from docs commit | commitdiff | tree
2014-09-02 Clifford WolfRemoved yosys-svgviewer commit | commitdiff | tree
2014-09-02 Clifford WolfUsing "xdot" instead of "yosys-svgviewer" in show command commit | commitdiff | tree
2014-09-01 Clifford WolfAdded $alu support to test_cell commit | commitdiff | tree
2014-09-01 Clifford WolfAdded ConstEval model for $alu cells commit | commitdiff | tree
2014-09-01 Clifford WolfAdded SAT model for $alu cells commit | commitdiff | tree
2014-09-01 Clifford WolfFixed "test_cell -simlib all" commit | commitdiff | tree
2014-09-01 Clifford WolfAdded "test_cell -simlib -v" commit | commitdiff | tree
2014-09-01 Clifford WolfAdded "techmap -autoproc" commit | commitdiff | tree
2014-09-01 Clifford WolfFixes in old SAT example.ys commit | commitdiff | tree
2014-09-01 Clifford WolfMoved "share" and "wreduce" to passes/opt/ commit | commitdiff | tree
2014-09-01 Clifford WolfUsing std::vector<RTLIL::State> instead of RTLIL::Const... commit | commitdiff | tree
2014-08-31 Clifford WolfAdded eval testing to test_cell commit | commitdiff | tree
2014-08-31 Clifford WolfFixed return size of const_*() eval functions commit | commitdiff | tree
2014-08-31 Clifford WolfAdded RTLIL::Const::size() commit | commitdiff | tree
2014-08-31 Clifford WolfAdded eval model for $lut cells commit | commitdiff | tree
2014-08-31 Clifford WolfTypo fixes in cell->*Param() API commit | commitdiff | tree
2014-08-31 Clifford WolfAdded $lut support in test_cell, techmap, satgen commit | commitdiff | tree
2014-08-30 Clifford WolfAdded design->scratchpad commit | commitdiff | tree
2014-08-30 Clifford WolfAdded $alu cell type commit | commitdiff | tree
2014-08-30 Clifford WolfAdded autotest -e (do not use -noexpr on write_verilog) commit | commitdiff | tree
2014-08-30 Clifford WolfImproved write address decoder generation memory_map commit | commitdiff | tree
2014-08-30 Clifford WolfFixed module->addPmux() commit | commitdiff | tree
2014-08-30 Clifford WolfUsing worker class in memory_map commit | commitdiff | tree
2014-08-30 Clifford WolfReplaced $__alu CO/CS outputs with full-width CO output commit | commitdiff | tree
2014-08-30 Clifford WolfDon't change existing binary FSM encoding if it is... commit | commitdiff | tree
2014-08-30 Clifford WolfUsing $pmux info in fsm_extract to optimize transition... commit | commitdiff | tree
2014-08-30 Clifford WolfImproved handling of $pmux cells in fsm_extract commit | commitdiff | tree
2014-08-27 Clifford WolfFixed inserting of Q-inverters in dfflibmap commit | commitdiff | tree
2014-08-27 Clifford WolfFixed printing of multi-line Makefile.conf commit | commitdiff | tree
2014-08-26 Clifford WolfImplemented "rename -enumerate -pattern" commit | commitdiff | tree
2014-08-26 Clifford WolfPrint Makefile.conf as make info message commit | commitdiff | tree
2014-08-25 Clifford WolfChecking for valid CONFIG value in Makefile commit | commitdiff | tree
2014-08-24 Clifford WolfOptimize shift ops with constant rhs in opt_const commit | commitdiff | tree
2014-08-24 Clifford WolfAdded some additional log messages to opt_const commit | commitdiff | tree
2014-08-24 Clifford WolfAdded is_signed argument to SigSpec.as_int() and Const... commit | commitdiff | tree
2014-08-24 Clifford Wolfazonenberg: Make dump_vcd save model when temporal... commit | commitdiff | tree
2014-08-23 Clifford WolfOnly call proc_share_dirname() in techmap when necessary commit | commitdiff | tree
2014-08-23 Clifford WolfRemoved compatbility.{h,cc}: Not using open_memstream... commit | commitdiff | tree
2014-08-23 Clifford WolfChanged frontend-api from FILE to std::istream commit | commitdiff | tree
2014-08-23 Clifford WolfChanged backend-api from FILE to std::ostream commit | commitdiff | tree
2014-08-22 Clifford WolfAdded "stat -width" commit | commitdiff | tree
2014-08-22 Clifford WolfAdded emscripten (emcc) support to build system and... commit | commitdiff | tree
2014-08-22 Clifford WolfAdded DPI-C documentation to README file commit | commitdiff | tree
2014-08-22 Clifford WolfAdded support for non-standard <plugin>:<c_name> DPI... commit | commitdiff | tree
2014-08-22 Clifford WolfArchibald Rust and Clifford Wolf: ffi-based dpi_call() commit | commitdiff | tree
2014-08-22 Clifford WolfAdded "plugin" command commit | commitdiff | tree
2014-08-22 Clifford WolfUpdated ABC to 4d547a5e065b commit | commitdiff | tree
2014-08-21 Clifford WolfCosmetic changes to FSM tests commit | commitdiff | tree
2014-08-21 Clifford WolfFixed small memory leak in ast simplify commit | commitdiff | tree
2014-08-21 Clifford WolfAdded support for DPI function with different names... commit | commitdiff | tree
2014-08-21 Clifford WolfAdded AstNode::asInt() commit | commitdiff | tree
2014-08-21 Clifford WolfFixed memory leak in DPI function calls commit | commitdiff | tree
2014-08-21 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys commit | commitdiff | tree
2014-08-21 Clifford WolfAdded Verilog/AST support for DPI functions (dpi_call... commit | commitdiff | tree
2014-08-21 Clifford WolfAdded support for global tasks and functions commit | commitdiff | tree
2014-08-19 Clifford WolfAdded mod->addGate() methods for new gate types commit | commitdiff | tree
2014-08-18 Clifford WolfUsing "via_celltype" in $mul carry-save-acc implementation commit | commitdiff | tree
2014-08-18 Clifford WolfAdded "via_celltype" attribute on task/func commit | commitdiff | tree
2014-08-17 Clifford WolfPerformance fix for new $__lcu techmap rule commit | commitdiff | tree
2014-08-17 Clifford WolfReplaced recursive lcu scheme with bk adder commit | commitdiff | tree
2014-08-17 Clifford WolfAdded const folding of AST_CASE to AST simplifier commit | commitdiff | tree
2014-08-17 Clifford WolfFixed proc_{self,share}_dirname error handling commit | commitdiff | tree
2014-08-17 Clifford WolfMakefile fixes commit | commitdiff | tree
2014-08-17 Clifford WolfImproved AST ProcessGenerator performance commit | commitdiff | tree
2014-08-17 Clifford WolfImproved sig.remove2() performance commit | commitdiff | tree
2014-08-16 Clifford WolfUse stackmap<> in AST ProcessGenerator commit | commitdiff | tree
2014-08-16 Clifford WolfAdded stackmap<> container commit | commitdiff | tree
2014-08-16 Clifford WolfRenamed toposort.h to utils.h commit | commitdiff | tree
2014-08-16 Clifford WolfAdded module->uniquify() commit | commitdiff | tree
2014-08-16 Clifford WolfFixed AOI/OAI expr handling in verilog backend commit | commitdiff | tree
2014-08-16 Clifford WolfMultiply using a carry-save accumulator commit | commitdiff | tree
2014-08-16 Clifford WolfAdded "test_cell -s <seed>" commit | commitdiff | tree
2014-08-16 Clifford WolfAST ProcessGenerator: replaced subst_*_{from,to} with... commit | commitdiff | tree
2014-08-16 Clifford WolfAdded additional gate types: $_NAND_ $_NOR_ $_XNOR_... commit | commitdiff | tree
2014-08-16 Clifford WolfAdded CellTypes::cell_evaluable() commit | commitdiff | tree
2014-08-16 Clifford WolfChanges in techmap $__alu interface commit | commitdiff | tree
2014-08-16 Clifford WolfAdded "opt -fast" commit | commitdiff | tree
2014-08-16 Clifford WolfAdded log_spacer() commit | commitdiff | tree
2014-08-15 Clifford WolfBugfix in iopadmap commit | commitdiff | tree
2014-08-15 Clifford WolfRenamed $lut ports to follow A-Y naming scheme commit | commitdiff | tree
2014-08-15 Clifford WolfRenamed $_INV_ cell type to $_NOT_ commit | commitdiff | tree
2014-08-15 Clifford WolfRemoved old doc references to $safe_pmux commit | commitdiff | tree
2014-08-15 Clifford WolfMore idstring sort_by_* helpers and fixed tpl ordering... commit | commitdiff | tree
2014-08-15 Clifford WolfAdded Frontend "+/" filename syntax for files from... commit | commitdiff | tree
2014-08-15 Clifford Wolfdocument "techmap -map %<design-name>" commit | commitdiff | tree
2014-08-14 Clifford WolfFixed bug in "read_verilog -ignore_redef" commit | commitdiff | tree
2014-08-14 Clifford WolfAdded RTLIL::SigSpec::to_sigbit_map() commit | commitdiff | tree
2014-08-14 Clifford WolfChanged the AST genWidthRTLIL subst interface to use... commit | commitdiff | tree
2014-08-14 Clifford WolfAdded sig.{replace,remove,extract} variants for std... commit | commitdiff | tree
2014-08-14 Clifford WolfFixed line numbers when using here-doc macros commit | commitdiff | tree
2014-08-14 Clifford WolfFixed handling of task outputs commit | commitdiff | tree
2014-08-14 Clifford WolfSimplified $__arraymul techmap rule commit | commitdiff | tree
2014-08-14 Clifford WolfAdded module->ports commit | commitdiff | tree
2014-08-14 Clifford WolfRefactoring of CellType class commit | commitdiff | tree
2014-08-14 Clifford WolfRIP $safe_pmux commit | commitdiff | tree
2014-08-14 Clifford WolfSome improvements in FSM mapping and recoding commit | commitdiff | tree
2014-08-14 Clifford WolfAdded "abc -D" for setting delay target commit | commitdiff | tree
next