projects
/
yosys.git
/ shortlog
commit
grep
author
committer
pickaxe
?
search:
re
summary
| shortlog |
log
|
commit
|
commitdiff
|
tree
first ⋅ prev ⋅
next
yosys.git
2015-07-20
Clifford Wolf
iCE40 DFF sim models: init Q regs to 0
commit
|
commitdiff
|
tree
2015-07-18
Clifford Wolf
Fixed techmap processes error msg
commit
|
commitdiff
|
tree
2015-07-18
Clifford Wolf
Avoid tristate warning for blackbox ice40/cells_sim.v
commit
|
commitdiff
|
tree
2015-07-16
Clifford Wolf
Some fixes in "select" command
commit
|
commitdiff
|
tree
2015-07-10
Clifford Wolf
Fixed YosysJS.create_worker() usage of this.url_prefix
commit
|
commitdiff
|
tree
2015-07-06
Clifford Wolf
Improved liberty file test case
commit
|
commitdiff
|
tree
2015-07-06
Clifford Wolf
Updated ABC
commit
|
commitdiff
|
tree
2015-07-06
Clifford Wolf
Do not collect disabled $memwr cells
commit
|
commitdiff
|
tree
2015-07-04
Clifford Wolf
Improved YosysJS WebWorker API
commit
|
commitdiff
|
tree
2015-07-03
Clifford Wolf
Bugfix in fsm_extract
commit
|
commitdiff
|
tree
2015-07-02
Clifford Wolf
Added "synth -nofsm"
commit
|
commitdiff
|
tree
2015-07-02
Clifford Wolf
Fixed trailing whitespaces
commit
|
commitdiff
|
tree
2015-07-01
Clifford Wolf
Added opt_const -clkinv
commit
|
commitdiff
|
tree
2015-06-30
Clifford Wolf
Added logic-loop error handling to freduce
commit
|
commitdiff
|
tree
2015-06-29
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
commit
|
commitdiff
|
tree
2015-06-29
Clifford Wolf
Bugfix in chparam
commit
|
commitdiff
|
tree
2015-06-29
Clifford Wolf
Added design->rename(module, new_name)
commit
|
commitdiff
|
tree
2015-06-28
Clifford Wolf
Added YosysJS.create_worker()
commit
|
commitdiff
|
tree
2015-06-20
Clifford Wolf
iCE40: set min bram efficiency to 2%
commit
|
commitdiff
|
tree
2015-06-20
Clifford Wolf
Using static mem size of 128 MB in emcc build
commit
|
commitdiff
|
tree
2015-06-19
Clifford Wolf
Added init support to SMV back-end
commit
|
commitdiff
|
tree
2015-06-19
Clifford Wolf
Progress in SMV back-end
commit
|
commitdiff
|
tree
2015-06-19
Clifford Wolf
Progress in SMV back-end
commit
|
commitdiff
|
tree
2015-06-18
Clifford Wolf
Progress in SMV back-end
commit
|
commitdiff
|
tree
2015-06-17
Clifford Wolf
Progress in SMV back-end
commit
|
commitdiff
|
tree
2015-06-17
Clifford Wolf
Added "rename -top new_name"
commit
|
commitdiff
|
tree
2015-06-17
Clifford Wolf
Progress in SMV back-end
commit
|
commitdiff
|
tree
2015-06-16
Clifford Wolf
Progress in SMV back-end
commit
|
commitdiff
|
tree
2015-06-15
Clifford Wolf
Added "synth -nordff -noalumacc"
commit
|
commitdiff
|
tree
2015-06-15
Clifford Wolf
Progress in SMV back-end
commit
|
commitdiff
|
tree
2015-06-15
Clifford Wolf
Progress in SMV back-end
commit
|
commitdiff
|
tree
2015-06-14
Clifford Wolf
Added "write_smv" skeleton
commit
|
commitdiff
|
tree
2015-06-14
Clifford Wolf
Removed debug code from write_smt2
commit
|
commitdiff
|
tree
2015-06-14
Clifford Wolf
Modernized memory_dff (and fixed a bug)
commit
|
commitdiff
|
tree
2015-06-14
Clifford Wolf
Added "memory -nordff"
commit
|
commitdiff
|
tree
2015-06-14
Clifford Wolf
Added write_smt2 -mem
commit
|
commitdiff
|
tree
2015-06-11
Clifford Wolf
Makefile fix for YosysJS build
commit
|
commitdiff
|
tree
2015-06-11
Clifford Wolf
Fixed cstr_buf for std::string with small string optimi...
commit
|
commitdiff
|
tree
2015-06-11
Clifford Wolf
Improvements in cellaigs.cc and "json -aig"
commit
|
commitdiff
|
tree
2015-06-10
Clifford Wolf
AigMaker refactoring
commit
|
commitdiff
|
tree
2015-06-10
Clifford Wolf
Added "json -aig"
commit
|
commitdiff
|
tree
2015-06-10
Clifford Wolf
Renamed "aig" to "aigmap"
commit
|
commitdiff
|
tree
2015-06-10
Clifford Wolf
Fixed cellaigs port extending
commit
|
commitdiff
|
tree
2015-06-09
Clifford Wolf
Added "aig" pass
commit
|
commitdiff
|
tree
2015-06-09
Clifford Wolf
synth_ice40 now flattens by default
commit
|
commitdiff
|
tree
2015-06-09
Clifford Wolf
Added cellaigs API
commit
|
commitdiff
|
tree
2015-06-09
Clifford Wolf
Merge clock inverters in memory_dff
commit
|
commitdiff
|
tree
2015-06-09
Clifford Wolf
Merge branch 'verilog-backend-memV2' of github.com...
commit
|
commitdiff
|
tree
2015-06-08
luke whittlesey
$mem cell in verilog backend : grouped writes by clock
commit
|
commitdiff
|
tree
2015-06-08
Clifford Wolf
Fixed "avail_parameters" handling in module clone/copy
commit
|
commitdiff
|
tree
2015-06-08
Clifford Wolf
Added log_dump() support for IdStrings
commit
|
commitdiff
|
tree
2015-06-08
Clifford Wolf
Fixed handling of parameters with reversed range
commit
|
commitdiff
|
tree
2015-06-04
luke whittlesey
Bug fix in $mem verilog backend + changed tests/bram...
commit
|
commitdiff
|
tree
2015-05-31
Clifford Wolf
Added opt_share -share_all
commit
|
commitdiff
|
tree
2015-05-31
Clifford Wolf
Added iCE40 PLL cells
commit
|
commitdiff
|
tree
2015-05-31
Clifford Wolf
Added liberty dont_use support to dfflibmap
commit
|
commitdiff
|
tree
2015-05-29
Clifford Wolf
Fixed signedness of genvar expressions
commit
|
commitdiff
|
tree
2015-05-26
Clifford Wolf
Added output args to synth_ice40
commit
|
commitdiff
|
tree
2015-05-24
Clifford Wolf
Improvements in BLIF front-end
commit
|
commitdiff
|
tree
2015-05-23
Clifford Wolf
improved ice40 SB_IO sim model
commit
|
commitdiff
|
tree
2015-05-23
Clifford Wolf
Improved "flatten" handlings of inout ports
commit
|
commitdiff
|
tree
2015-05-23
Clifford Wolf
Added simple $dlatch support to opt_rmdff
commit
|
commitdiff
|
tree
2015-05-23
Clifford Wolf
Added ice40 SB_IO sim model
commit
|
commitdiff
|
tree
2015-05-22
Clifford Wolf
Merge branch 'master' of github.com:cliffordwolf/yosys
commit
|
commitdiff
|
tree
2015-05-22
Clifford Wolf
preserve used $-wires with init attribute in opt_clean
commit
|
commitdiff
|
tree
2015-05-20
Clifford Wolf
Some fixes for $mem in verilog back-end
commit
|
commitdiff
|
tree
2015-05-18
Clifford Wolf
bugfix in blif front-end
commit
|
commitdiff
|
tree
2015-05-17
Clifford Wolf
added vloghtb test_febe.sh
commit
|
commitdiff
|
tree
2015-05-17
Clifford Wolf
Improved .latch support in BLIF front-end
commit
|
commitdiff
|
tree
2015-05-17
Clifford Wolf
Added read_blif command
commit
|
commitdiff
|
tree
2015-05-17
Clifford Wolf
Generalized blifparse API
commit
|
commitdiff
|
tree
2015-05-17
Clifford Wolf
abc/blifparse files reorganization
commit
|
commitdiff
|
tree
2015-05-17
Clifford Wolf
Verific build fixes
commit
|
commitdiff
|
tree
2015-05-13
Clifford Wolf
Added .barbuf support to abc BLIF parser
commit
|
commitdiff
|
tree
2015-05-11
Clifford Wolf
changed file() to open() in python scripts
commit
|
commitdiff
|
tree
2015-05-11
Clifford Wolf
Merge pull request #63 from wluker/verilog-backend-mem
commit
|
commitdiff
|
tree
2015-05-11
luke whittlesey
Fixed bug in $mem cell verilog code generation.
commit
|
commitdiff
|
tree
2015-05-10
Clifford Wolf
Disabled broken $mem support in verilog backend
commit
|
commitdiff
|
tree
2015-05-10
Clifford Wolf
Merge pull request #62 from wluker/verilog-backend-mem
commit
|
commitdiff
|
tree
2015-05-10
luke whittlesey
Made changes recommended by Clifford Wolf ...
commit
|
commitdiff
|
tree
2015-05-08
luke whittlesey
Verilog backend for $mem cells should now be able to...
commit
|
commitdiff
|
tree
2015-05-07
luke whittlesey
Added support for $mem cells in the verilog backend.
commit
|
commitdiff
|
tree
2015-04-29
Clifford Wolf
Fixed memory_unpack for initialized memories
commit
|
commitdiff
|
tree
2015-04-29
Clifford Wolf
Preserve important attributes in splitnets
commit
|
commitdiff
|
tree
2015-04-29
Clifford Wolf
Added $eq/$neq -> $logic_not/$reduce_bool optimization
commit
|
commitdiff
|
tree
2015-04-27
Clifford Wolf
ice40_opt bugfix
commit
|
commitdiff
|
tree
2015-04-27
Clifford Wolf
iCE40: SB_CARRY const fold -> unmap SB_LUT
commit
|
commitdiff
|
tree
2015-04-27
Clifford Wolf
Added simplemap $lut support
commit
|
commitdiff
|
tree
2015-04-27
Clifford Wolf
Added iCE40 const folding support for SB_CARRY
commit
|
commitdiff
|
tree
2015-04-26
Clifford Wolf
Initialization support for all iCE40 bram modes
commit
|
commitdiff
|
tree
2015-04-25
Clifford Wolf
initialized iCE40 brams (mode 0)
commit
|
commitdiff
|
tree
2015-04-25
Clifford Wolf
improved iCE40 SB_RAM40_4K simulation model
commit
|
commitdiff
|
tree
2015-04-25
Clifford Wolf
Updated ABC to hg rev 779de2de1481
commit
|
commitdiff
|
tree
2015-04-25
Clifford Wolf
More iCE40 bram improvements
commit
|
commitdiff
|
tree
2015-04-24
Clifford Wolf
Improved attributes API and handling of "src" attributes
commit
|
commitdiff
|
tree
2015-04-24
Clifford Wolf
iCE40 bram progress
commit
|
commitdiff
|
tree
2015-04-24
Clifford Wolf
iCE40 bram tests and fixes
commit
|
commitdiff
|
tree
2015-04-23
Clifford Wolf
Added ice40 bram support
commit
|
commitdiff
|
tree
2015-04-22
Clifford Wolf
Fixed memory_share for unconditional write with part...
commit
|
commitdiff
|
tree
2015-04-19
Clifford Wolf
iCE40: Added SB_RAM40_4K{,NR,NW,NRNW}* models
commit
|
commitdiff
|
tree
next