projects / gem5.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
gem5.git
2019-04-10 Giacomo Travaglinicpu: O3 switchFreeList checking VecElems instead of... commit | commitdiff | tree
2019-04-08 Jason Lowe... learning_gem5,configs: Update ruby_test commit | commitdiff | tree
2019-04-08 Jason Lowe... learning_gem5: Fix vector port panic in SimpleCache commit | commitdiff | tree
2019-04-08 Jason Lowe... configs: Fix import path error in learning_gem5 part3 commit | commitdiff | tree
2019-04-08 Jason Lowe... configs: Add full path for learning_gem5 binaries commit | commitdiff | tree
2019-04-08 Ryan Gambordconfigs: Removed redudant exec-style import commit | commitdiff | tree
2019-04-06 Gabe Blackmem: Add a MemBackdoor type to track memory backdoors. commit | commitdiff | tree
2019-04-05 Nikos Nikoleriscpu: Correctly account for executed instructions in... commit | commitdiff | tree
2019-04-05 Ryan Gambordmem-cache: ambiguous use of abs function commit | commitdiff | tree
2019-04-05 Jason Lowe... mem: Reverse order of write/read mem queue check commit | commitdiff | tree
2019-04-05 Jason Lowe... tests: Add Jenkins presubmit and continuous test scripts commit | commitdiff | tree
2019-04-04 Javier Buenomem-cache: AMPM Prefetcher fails when restoring from... commit | commitdiff | tree
2019-04-03 Andrea Mondellimisc: Removed inconsistency in O3* debug msgs commit | commitdiff | tree
2019-04-03 Andrea Mondelliarch-mips: added missing override specifier (o3) commit | commitdiff | tree
2019-04-03 Javier Buenomem-cache: Fix PIF prefetcher compilation error with... commit | commitdiff | tree
2019-04-03 Javier Buenomem-cache: ISB prefetcher was triggering an assertion commit | commitdiff | tree
2019-04-03 Javier Buenomem-cache: Fix panic in Indirect Memory prefetcher commit | commitdiff | tree
2019-04-02 Giacomo Travaglinidev-arm: Make GICv3 maintenance interrupt an ArmInterrupt commit | commitdiff | tree
2019-04-02 Ivan Pizarromem-cache: Proactive Instruction Fetch Implementation commit | commitdiff | tree
2019-04-01 Andrea Mondellidev-arm: Correct cast of template parameter commit | commitdiff | tree
2019-03-29 Gabe Blacksystemc: Templatize the gem5/TLM bridge SimObjects. commit | commitdiff | tree
2019-03-29 Gabe Blacksystemc: Delete extra code from src/systemc/tlm_bridge. commit | commitdiff | tree
2019-03-29 Gabe Blacksystemc: Create unified gem5/TLM bridge SimObjects. commit | commitdiff | tree
2019-03-29 Gabe Blacktlm: Initial import of tlm/gem5 bridge code. commit | commitdiff | tree
2019-03-29 Gabe Blacksystemc: Provide a utility Port TLM socket wrapper... commit | commitdiff | tree
2019-03-28 Javier Buenocpu: Added a probe to notify the address of retired... commit | commitdiff | tree
2019-03-28 Daniel R. Carvalhomem-cache: Remove extra cache header from AMAP commit | commitdiff | tree
2019-03-28 Javier Setoainarch-arm: Fix use of bitwise operators on booleans commit | commitdiff | tree
2019-03-28 Giacomo Travagliniarch-arm: Fix index generation for VecElem operands commit | commitdiff | tree
2019-03-27 Giacomo Travaglinidev-arm: Rename GIC maintenance interrupt from ppint... commit | commitdiff | tree
2019-03-27 Giacomo Travaglinidev-arm: Fix GICv3 overflow for INTID > 256 commit | commitdiff | tree
2019-03-27 Giacomo Travaglinidev-arm: Writing ICENABLER for non-SPIs is RAZ/WI ... commit | commitdiff | tree
2019-03-27 Javier Buenoconfig: Use the corresponding HPI Caches when using... commit | commitdiff | tree
2019-03-27 Pau Cabrecpu: Fixed the indirect branch predictor GHR handling commit | commitdiff | tree
2019-03-26 Gabe Blackmem: Deleting this init() method was accidentally dropp... commit | commitdiff | tree
2019-03-26 Gabe Blackmem: Clean up the xbars a little. commit | commitdiff | tree
2019-03-26 Gabe Blackbase: Make AddrRangeMap able to return non-const iterators. commit | commitdiff | tree
2019-03-26 Javier Buenoconfigs: fix class reference in CacheConfigs commit | commitdiff | tree
2019-03-26 Giacomo Travaglinidev-arm: Set/Unset dma coherent mode from python commit | commitdiff | tree
2019-03-26 Isaac Sánchez... base,python: Fix to allow multiple --debug-ignore values. commit | commitdiff | tree
2019-03-25 Daniel R. Carvalhoconfigs: Remove default kernel value from system creation commit | commitdiff | tree
2019-03-25 Javier Setoainarch-arm: Add missing fall-through defaults commit | commitdiff | tree
2019-03-25 Sandipan Dasarch-power: Rename program counter registers commit | commitdiff | tree
2019-03-25 Sandipan Dasarch-power: Simplify doubleword operand types commit | commitdiff | tree
2019-03-23 Andrea Mondellimisc: missing override specifier commit | commitdiff | tree
2019-03-22 Tiago Mucksim-se: Fixed initialization array size commit | commitdiff | tree
2019-03-22 Giacomo Travaglinibase: Fix CircularQueue's operator-= when negative... commit | commitdiff | tree
2019-03-22 Giacomo Travaglinibase: Fix CircularQueue when diffing iterators commit | commitdiff | tree
2019-03-21 Andrea Mondellidev-arm: ambiguous use of getPort() commit | commitdiff | tree
2019-03-21 Jason Lowe... tests: Add ignore for stdin not terminal commit | commitdiff | tree
2019-03-21 Jason Lowe... tests: Use full path for DownloadedProgram commit | commitdiff | tree
2019-03-21 Jason Lowe... tests: Fix race condition in download fixture commit | commitdiff | tree
2019-03-21 Jason Lowe... ext,tests: Add back failing exceptions commit | commitdiff | tree
2019-03-21 Jason Lowe... tests,ext: Add skip_cleanup implementation for TempdirF... commit | commitdiff | tree
2019-03-21 Jason Lowe... ext,tests: Make return code based on test results commit | commitdiff | tree
2019-03-21 Jason Lowe... ext,test: Provide default terminal size commit | commitdiff | tree
2019-03-21 Ryan Gambordcpu-kvm: Added informative error message commit | commitdiff | tree
2019-03-20 Javier Buenomem-cache: Added the STeMS prefetcher commit | commitdiff | tree
2019-03-19 Gabe Blacksystemc: Hook up gem5_getPort to the gem5 getPort mecha... commit | commitdiff | tree
2019-03-19 Gabe Blackarch, cpu, dev, gpu, mem, sim, python: start using... commit | commitdiff | tree
2019-03-19 Gabe Blackpython: Switch to the new getPort mechanism to connect... commit | commitdiff | tree
2019-03-19 Gabe Blackmem: Move bind() and unbind() into the Port class. commit | commitdiff | tree
2019-03-19 Gabe Blacksim: Add a getPort function to SimObject. commit | commitdiff | tree
2019-03-19 Ryan Gambordutil: Build m5 with -no-pie flag commit | commitdiff | tree
2019-03-18 Gabe Blackpython: Change || to && for MessageBuffers in connectPorts. commit | commitdiff | tree
2019-03-18 Gabe Blackpython: Improve how templated SimObject classes are... commit | commitdiff | tree
2019-03-18 Hoa Nguyenscons: fix disable_partial logic for fast binary commit | commitdiff | tree
2019-03-18 Ryan Gambordutil: changed shebang on gem5img.py to python2.7 commit | commitdiff | tree
2019-03-18 Andrea Mondellimem-cache: tautological comparison of byteOrder commit | commitdiff | tree
2019-03-18 Andreas Sandbergconfigs: Use absolute import paths commit | commitdiff | tree
2019-03-15 Ryan Gambordmem: Removed circular include ref commit | commitdiff | tree
2019-03-15 Javier Buenomem-cache: Added the Indirect Memory Prefetcher commit | commitdiff | tree
2019-03-15 Gabe Blackmem: Move the Port base class into sim. commit | commitdiff | tree
2019-03-15 Gabe Blackdev: Make EtherInt inherit from Port. commit | commitdiff | tree
2019-03-15 Gabe Blackmem: Track the MemObject owner in MasterPort and SlavePort. commit | commitdiff | tree
2019-03-15 Gabe Blackpython: Simplify connectPorts() around EtherObject... commit | commitdiff | tree
2019-03-15 Gabe Blackdev: Make the EtherDevice class inherit EtherObject. commit | commitdiff | tree
2019-03-15 Gabe Blackdev: Turn EtherObject into an interface class. commit | commitdiff | tree
2019-03-15 Danielmem-cache: Fix write hit latency calculation order commit | commitdiff | tree
2019-03-14 Gabe Blackpython: Teach cxxMethod how to set return_value_policy. commit | commitdiff | tree
2019-03-14 Gabe Blackpython: Teach PyBindMethod how to set return_value_policy. commit | commitdiff | tree
2019-03-14 Andrea Mondellicpu: Refactor of Physical Register implementation commit | commitdiff | tree
2019-03-14 Daniel R. Carvalhopython: Fix unknown params and proxy multiplication commit | commitdiff | tree
2019-03-14 Jairo Balartdev-arm: cleanup of gicv3 CPU interface code and fixes commit | commitdiff | tree
2019-03-14 Giacomo Gabrielliarch-arm,cpu: Add initial support for Arm SVE commit | commitdiff | tree
2019-03-12 Gabe Blackscons: Don't use isdir in AddLocalRPATH. commit | commitdiff | tree
2019-03-12 Daniel R. Carvalhosim: Add size to array unserialization error message commit | commitdiff | tree
2019-03-12 Jairo Balartdev-arm: cleanup of gicv3 code commit | commitdiff | tree
2019-03-12 Ryan Gambordmem-cache: Removed default arg from get() in prefetch... commit | commitdiff | tree
2019-03-11 Ryan Gambordarch-hsail: changed gen.py shebang from python(3) to... commit | commitdiff | tree
2019-03-11 Ryan Gambordarch-arm: Fixing implicit fallthrough build errors commit | commitdiff | tree
2019-03-11 Daniel R. Carvalhomem-cache: Revert "mem-cache: Remove Packet dependency... commit | commitdiff | tree
2019-03-10 Javier Buenomem-cache: Added extra information to PrefetchInfo commit | commitdiff | tree
2019-03-07 Daniel R. Carvalhomem-cache: Add header delay to handleFill whenReady commit | commitdiff | tree
2019-03-07 Daniel R. Carvalhomem-cache: Allow tag-only accesses on latency calculation commit | commitdiff | tree
2019-03-07 Daniel R. Carvalhomem-cache: Add lookup latency to access' whenReady commit | commitdiff | tree
2019-03-07 Daniel R. Carvalhomem-cache: Fix recvTimingReq doWritebacks tick commit | commitdiff | tree
2019-03-07 Daniel R. Carvalhomem-cache: Use header delay on latency calculation commit | commitdiff | tree
2019-03-07 Daniel R. Carvalhomem-cache: Remove old todo about latency in hit function commit | commitdiff | tree
2019-03-01 Gabe Blackutil, tlm: Fix a memory error in the SCMasterPort class. commit | commitdiff | tree
next