projects / yosys.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
yosys.git
2019-11-22 Clifford WolfAdd Verific support for SVA nexttime properties commit | commitdiff | tree
2019-11-22 Clifford WolfImprove handling of verific primitives in "verific... commit | commitdiff | tree
2019-11-22 Clifford WolfAdd Verific SVA support for "always" properties commit | commitdiff | tree
2019-11-22 Clifford WolfMerge pull request #1511 from YosysHQ/dave/always commit | commitdiff | tree
2019-11-22 Marcin Kościelnickigowin: Remove show command from tests. commit | commitdiff | tree
2019-11-22 Marcin Kościelnickigowin: Add missing .gitignore entries commit | commitdiff | tree
2019-11-22 David ShahUpdate CHANGELOG and README commit | commitdiff | tree
2019-11-21 David Shahsv: Add tests for SV always types commit | commitdiff | tree
2019-11-21 David Shahproc_dlatch: Add error handling for incorrect always_... commit | commitdiff | tree
2019-11-21 David Shahsv: Correct parsing of always_comb, always_ff and alway... commit | commitdiff | tree
2019-11-20 Clifford WolfMerge pull request #1507 from YosysHQ/clifford/verificfixes commit | commitdiff | tree
2019-11-20 Clifford WolfCorrectly treat empty modules as blackboxes in Verific commit | commitdiff | tree
2019-11-20 Clifford WolfDo not rename VHDL entities to "entity(impl)" when... commit | commitdiff | tree
2019-11-19 Clifford WolfMerge pull request #1449 from pepijndevos/gowin commit | commitdiff | tree
2019-11-19 Pepijn de VosRemove dff init altogether commit | commitdiff | tree
2019-11-19 Marcin KościelnickiFix #1462, #1480. commit | commitdiff | tree
2019-11-19 Marcin Kościelnickixilinx: Add simulation models for MULT18X18* and DSP48A*. commit | commitdiff | tree
2019-11-18 Pepijn de Vosadd help for nowidelut and abc9 options commit | commitdiff | tree
2019-11-18 Clifford WolfMerge pull request #1497 from YosysHQ/mwk/extract-fa-fix commit | commitdiff | tree
2019-11-18 whitequarkMerge pull request #1494 from whitequark/write_verilog... commit | commitdiff | tree
2019-11-18 Marcin KościelnickiFix #1496. commit | commitdiff | tree
2019-11-18 whitequarkwrite_verilog: add -extmem option, to write split memor... commit | commitdiff | tree
2019-11-17 Clifford WolfMerge pull request #1492 from YosysHQ/dave/wreduce... commit | commitdiff | tree
2019-11-16 Pepijn de VosMerge branch 'master' of https://github.com/YosysHQ... commit | commitdiff | tree
2019-11-15 David Shahecp5: Use new autoname pass for better cell/net names commit | commitdiff | tree
2019-11-14 David Shahwreduce: Don't trim zeros or sext when not matching... commit | commitdiff | tree
2019-11-14 Clifford WolfMerge pull request #1490 from YosysHQ/clifford/autoname commit | commitdiff | tree
2019-11-14 Clifford WolfMerge pull request #1444 from btut/feature/python_wrapp... commit | commitdiff | tree
2019-11-14 Clifford WolfMerge pull request #1465 from YosysHQ/dave/ice40_timing_sim commit | commitdiff | tree
2019-11-14 Clifford WolfMerge branch 'makaimann-label-bads-btor' commit | commitdiff | tree
2019-11-14 Clifford WolfUse cell name for btor bad state props when it is a... commit | commitdiff | tree
2019-11-14 Clifford WolfMerge branch 'label-bads-btor' of https://github.com... commit | commitdiff | tree
2019-11-13 Clifford WolfAdd "autoname" pass and use it in "synth_ice40" commit | commitdiff | tree
2019-11-13 whitequarkMerge pull request #1488 from whitequark/flowmap-fixes commit | commitdiff | tree
2019-11-13 Clifford WolfMerge pull request #1486 from YosysHQ/clifford/fsmdetectfix commit | commitdiff | tree
2019-11-12 Clifford WolfUpdate fsm_detect bugfix commit | commitdiff | tree
2019-11-12 Clifford WolfBugfix in fsm_detect commit | commitdiff | tree
2019-11-12 Clifford WolfMerge pull request #1484 from YosysHQ/clifford/cmp2luteqne commit | commitdiff | tree
2019-11-12 Makai MannAdd an info string symbol for bad states in btor backend commit | commitdiff | tree
2019-11-12 whitequarkflowmap: when doing mincut, ensure source is always... commit | commitdiff | tree
2019-11-11 whitequarkflowmap: don't break if that creates a k+2 (and larger... commit | commitdiff | tree
2019-11-11 Pepijn de Vosfix fsm test with proper clock enable polarity commit | commitdiff | tree
2019-11-11 Pepijn de VosMerge branch 'master' of https://github.com/YosysHQ... commit | commitdiff | tree
2019-11-11 Miodrag MilanovicFixed tests commit | commitdiff | tree
2019-11-11 Clifford WolfDo not map $eq and $ne in cmp2lut, only proper arithmet... commit | commitdiff | tree
2019-11-10 Clifford WolfMerge pull request #1470 from YosysHQ/clifford/subpassdoc commit | commitdiff | tree
2019-11-07 Clifford WolfAdd check for valid macro names in macro definitions commit | commitdiff | tree
2019-11-06 Pepijn de Vosfix wide luts commit | commitdiff | tree
2019-11-06 Marcin Kościelnickisynth_xilinx: Merge blackbox primitive libraries. commit | commitdiff | tree
2019-11-04 Clifford WolfFix write_aiger bug added in 524af21 commit | commitdiff | tree
2019-10-31 Clifford WolfAdd CodingReadme section on script passes commit | commitdiff | tree
2019-10-30 Pepijn de Vosdon't cound exact luts in big muxes; futile and fragile commit | commitdiff | tree
2019-10-28 Pepijn de Vosadd IOBUF commit | commitdiff | tree
2019-10-28 Pepijn de Vosadd tristate buffer and test commit | commitdiff | tree
2019-10-28 Pepijn de Vosdo not use wide luts in testcase commit | commitdiff | tree
2019-10-28 Pepijn de Vosactually run the gowin tests commit | commitdiff | tree
2019-10-28 Pepijn de VosMore formatting commit | commitdiff | tree
2019-10-28 Pepijn de Vosreally really fix formatting maybe commit | commitdiff | tree
2019-10-28 Pepijn de Vosundo formatting fuckup commit | commitdiff | tree
2019-10-28 Pepijn de Vosadd wide luts commit | commitdiff | tree
2019-10-28 Pepijn de Vosadd 32-bit BRAM and byte-enables commit | commitdiff | tree
2019-10-27 Clifford WolfMerge pull request #1393 from whitequark/write_verilog... commit | commitdiff | tree
2019-10-24 Pepijn de VosALU sim tweaks commit | commitdiff | tree
2019-10-24 Clifford WolfImprove naming scheme for (VHDL) modules imported from... commit | commitdiff | tree
2019-10-24 David ShahMerge pull request #1455 from YosysHQ/dave/ultrascaleplus commit | commitdiff | tree
2019-10-24 Clifford WolfAdd "verific -L" commit | commitdiff | tree
2019-10-23 David Shahice40: Add post-pnr ICESTORM_RAM model and fix FFs commit | commitdiff | tree
2019-10-23 David Shahice40: Support for post-pnr timing simulation commit | commitdiff | tree
2019-10-23 David Shahxilinx: Add URAM288 mapping for xcup commit | commitdiff | tree
2019-10-23 David Shahxilinx: Add support for UltraScale[+] BRAM mapping commit | commitdiff | tree
2019-10-22 Clifford WolfBugfix in smtio vcd handling of $-identifiers commit | commitdiff | tree
2019-10-22 Marcin Kościelnickixilinx: Support multiplier mapping for all families. commit | commitdiff | tree
2019-10-22 Clifford WolfMerge pull request #1452 from nakengelhardt/fix_dsp_mem_reg commit | commitdiff | tree
2019-10-21 Pepijn de VosAdd some tests commit | commitdiff | tree
2019-10-21 Pepijn de Vosadd a few more missing dff commit | commitdiff | tree
2019-10-21 Clifford WolfAdd "verilog_defines -list" and "verilog_defines -reset" commit | commitdiff | tree
2019-10-21 Clifford WolfFix handling of "restrict" in Verific front-end commit | commitdiff | tree
2019-10-21 Pepijn de Vosadd negedge DFF commit | commitdiff | tree
2019-10-21 Pepijn de Vosuse ADDSUB ALU mode to remove inverters commit | commitdiff | tree
2019-10-21 Pepijn de VosMerge branch 'master' of https://github.com/YosysHQ... commit | commitdiff | tree
2019-10-20 David Shahecp5: Pass -nomfs to abc9 commit | commitdiff | tree
2019-10-19 Miodrag MilanovićMerge pull request #1457 from xobs/python-binary-name commit | commitdiff | tree
2019-10-19 Sean CrossMakefile: don't assume python is called `python3` commit | commitdiff | tree
2019-10-18 Miodrag MilanovićMerge pull request #1454 from YosysHQ/mmicko/common_tests commit | commitdiff | tree
2019-10-18 Miodrag Milanovicfixed error commit | commitdiff | tree
2019-10-18 Miodrag MilanovicUnify verilog style commit | commitdiff | tree
2019-10-18 Miodrag MilanovicCommon memory test now shared commit | commitdiff | tree
2019-10-18 Miodrag MilanovicRemove not needed tests commit | commitdiff | tree
2019-10-18 Miodrag MilanovicShare common tests commit | commitdiff | tree
2019-10-18 Miodrag Milanovicfix yosys path commit | commitdiff | tree
2019-10-18 Miodrag MilanovicFix path to yosys commit | commitdiff | tree
2019-10-18 Miodrag MilanovicMoved all tests in arch sub directory commit | commitdiff | tree
2019-10-18 Miodrag MilanovicAdd async2sync commit | commitdiff | tree
2019-10-18 Miodrag MilanovićMerge pull request #1435 from YosysHQ/mmicko/efinix commit | commitdiff | tree
2019-10-18 Miodrag MilanovićMerge branch 'master' into mmicko/efinix commit | commitdiff | tree
2019-10-18 Miodrag MilanovićMerge pull request #1434 from YosysHQ/mmicko/anlogic commit | commitdiff | tree
2019-10-18 Miodrag MilanovićMerge branch 'master' into mmicko/anlogic commit | commitdiff | tree
2019-10-18 Miodrag MilanovićMerge pull request #1421 from YosysHQ/eddie/pr1352 commit | commitdiff | tree
2019-10-18 Miodrag MilanovićMerge branch 'master' into eddie/pr1352 commit | commitdiff | tree
2019-10-18 Miodrag MilanovićMerge pull request #1420 from YosysHQ/eddie/pr1363 commit | commitdiff | tree
next