projects / yosys.git / shortlog
? search:
summary | shortlog | log | commit | commitdiff | tree
first ⋅ prev ⋅ next
yosys.git
2019-11-26 Eddie HungAdd -hidden option to submod commit | commitdiff | tree
2019-11-25 Eddie HungFold loop commit | commitdiff | tree
2019-11-25 Eddie HungDo not sigmap keep bits inside write_xaiger commit | commitdiff | tree
2019-11-25 Eddie HungFix debug commit | commitdiff | tree
2019-11-25 Eddie HungMerge remote-tracking branch 'origin/master' into xaig_dff commit | commitdiff | tree
2019-11-25 Eddie HungSpecial abc9_clock wire to contain only clock signal commit | commitdiff | tree
2019-11-25 Eddie Hungabc9 to contain time call commit | commitdiff | tree
2019-11-25 Eddie Hungabc9 to no longer to clock partitioning, operate on... commit | commitdiff | tree
2019-11-25 Eddie Hungclkpart to analyse async flops too commit | commitdiff | tree
2019-11-25 Marcin Kościelnickiclkbufmap: Add support for inverters in clock path. commit | commitdiff | tree
2019-11-25 Marcin Kościelnickixilinx: Use INV instead of LUT1 when applicable commit | commitdiff | tree
2019-11-23 Eddie HungMerge remote-tracking branch 'origin/eddie/clkpart... commit | commitdiff | tree
2019-11-23 Eddie HungMore oopsies commit | commitdiff | tree
2019-11-23 Eddie HungConditioning abc9 on POs not accurate due to cells commit | commitdiff | tree
2019-11-23 Eddie HungFor abc9, run clkpart before ff_map and after abc9 commit | commitdiff | tree
2019-11-23 Eddie HungMerge remote-tracking branch 'origin/eddie/clkpart... commit | commitdiff | tree
2019-11-23 Eddie HungPrint ".en=" only if there is an enable signal commit | commitdiff | tree
2019-11-23 Eddie HungEscape IdStrings commit | commitdiff | tree
2019-11-23 Eddie HungMore sane naming of submod commit | commitdiff | tree
2019-11-23 Eddie HungAdd -set_attr option, -unpart to take attr name commit | commitdiff | tree
2019-11-23 Eddie HungMerge remote-tracking branch 'origin/eddie/clkpart... commit | commitdiff | tree
2019-11-23 Eddie HungMerge branch 'xaig_dff' of github.com:YosysHQ/yosys... commit | commitdiff | tree
2019-11-23 Eddie HungMerge pull request #1505 from YosysHQ/eddie/xaig_dff_adff commit | commitdiff | tree
2019-11-23 Eddie HungDo not use log_signal() for empty SigSpec to prevent... commit | commitdiff | tree
2019-11-23 Eddie HungCall submod once, more meaningful submod names, ignore... commit | commitdiff | tree
2019-11-23 Eddie HungMerge remote-tracking branch 'origin/eddie/clkpart... commit | commitdiff | tree
2019-11-23 Eddie HungMerge pull request #1520 from pietrmar/fix-1463 commit | commitdiff | tree
2019-11-23 Eddie HungMerge remote-tracking branch 'origin/eddie/submod_po... commit | commitdiff | tree
2019-11-23 Eddie HungRemove redundant flatten commit | commitdiff | tree
2019-11-23 Martin Pietrykacoolrunner2: remove spurious log_pop() call, fixes... commit | commitdiff | tree
2019-11-23 Eddie Hungsubmod to bitty rather bussy, for bussy wires used... commit | commitdiff | tree
2019-11-23 Eddie HungStray dump commit | commitdiff | tree
2019-11-23 Eddie HungMove clkpart into passes/hierarchy commit | commitdiff | tree
2019-11-23 Eddie HungMerge remote-tracking branch 'origin/eddie/submod_po... commit | commitdiff | tree
2019-11-23 Eddie HungConstant driven signals are also an input to submodules commit | commitdiff | tree
2019-11-23 Eddie HungAdd another test with constant driver commit | commitdiff | tree
2019-11-23 Eddie HungMerge remote-tracking branch 'origin/eddie/submod_po... commit | commitdiff | tree
2019-11-23 Eddie HungOops commit | commitdiff | tree
2019-11-23 Eddie HungMerge remote-tracking branch 'origin/eddie/clkpart... commit | commitdiff | tree
2019-11-23 Eddie HungOnly action if there is more than one clock domain commit | commitdiff | tree
2019-11-23 Eddie HungReplace TODO commit | commitdiff | tree
2019-11-23 Eddie HungAdd testcase for signal used as part input part output commit | commitdiff | tree
2019-11-23 Eddie Hungwrite_xaiger back to working with whole modules only commit | commitdiff | tree
2019-11-23 Eddie HungMerge remote-tracking branch 'origin/eddie/submod_po... commit | commitdiff | tree
2019-11-23 Eddie HungCleanup spacing commit | commitdiff | tree
2019-11-23 Eddie Hungsigmap(wire) should inherit port_output status of POs commit | commitdiff | tree
2019-11-23 Eddie HungAdd testcase commit | commitdiff | tree
2019-11-22 Eddie HungMerge branch 'eddie/clkpart' into xaig_dff commit | commitdiff | tree
2019-11-22 Eddie HungBrackets commit | commitdiff | tree
2019-11-22 Eddie HungEntry in Makefile.inc commit | commitdiff | tree
2019-11-22 Eddie HungMerge branch 'eddie/clkpart' into xaig_dff commit | commitdiff | tree
2019-11-22 Eddie HungAdd to CHANGELOG commit | commitdiff | tree
2019-11-22 Eddie HungNew 'clkpart' to {,un}partition design according to... commit | commitdiff | tree
2019-11-22 Eddie HungRevert "write_xaiger to not use module POs but only... commit | commitdiff | tree
2019-11-22 Eddie HungMissing endmodule commit | commitdiff | tree
2019-11-22 Clifford WolfMerge pull request #1517 from YosysHQ/clifford/optmem commit | commitdiff | tree
2019-11-22 Clifford WolfMerge pull request #1515 from YosysHQ/clifford/svastuff commit | commitdiff | tree
2019-11-22 Clifford WolfAdd "opt_mem" pass commit | commitdiff | tree
2019-11-22 Clifford WolfAdd Verific support for SVA nexttime properties commit | commitdiff | tree
2019-11-22 Clifford WolfImprove handling of verific primitives in "verific... commit | commitdiff | tree
2019-11-22 Clifford WolfAdd Verific SVA support for "always" properties commit | commitdiff | tree
2019-11-22 Clifford WolfMerge pull request #1511 from YosysHQ/dave/always commit | commitdiff | tree
2019-11-22 Marcin Kościelnickigowin: Remove show command from tests. commit | commitdiff | tree
2019-11-22 Marcin Kościelnickigowin: Add missing .gitignore entries commit | commitdiff | tree
2019-11-22 David ShahUpdate CHANGELOG and README commit | commitdiff | tree
2019-11-22 Eddie HungAnother sloppy mistake! commit | commitdiff | tree
2019-11-22 Eddie HungMerge remote-tracking branch 'origin/xaig_dff' into... commit | commitdiff | tree
2019-11-22 Eddie Hungasync2sync -> clk2fflogic commit | commitdiff | tree
2019-11-22 Eddie Hungwrite_xaiger to not use module POs but only write outpu... commit | commitdiff | tree
2019-11-22 Eddie HungWhen expanding upwards, do not capture $__ABC9_{FF... commit | commitdiff | tree
2019-11-22 Eddie HungMerge branch 'eddie/xaig_dff_adff' into xaig_dff commit | commitdiff | tree
2019-11-22 Eddie HungAdd test commit | commitdiff | tree
2019-11-21 David Shahsv: Add tests for SV always types commit | commitdiff | tree
2019-11-21 David Shahproc_dlatch: Add error handling for incorrect always_... commit | commitdiff | tree
2019-11-21 David Shahsv: Correct parsing of always_comb, always_ff and alway... commit | commitdiff | tree
2019-11-20 Eddie HungConsistent log message, ignore 's' extension commit | commitdiff | tree
2019-11-20 Eddie Hungendomain -> ctrldomain commit | commitdiff | tree
2019-11-20 Eddie HungAdd blackbox model for $__ABC9_FF_ so that clock partit... commit | commitdiff | tree
2019-11-20 Eddie HungAdd multi clock test commit | commitdiff | tree
2019-11-20 Eddie HungFix INIT values commit | commitdiff | tree
2019-11-20 Clifford WolfMerge pull request #1507 from YosysHQ/clifford/verificfixes commit | commitdiff | tree
2019-11-20 Clifford WolfCorrectly treat empty modules as blackboxes in Verific commit | commitdiff | tree
2019-11-20 Clifford WolfDo not rename VHDL entities to "entity(impl)" when... commit | commitdiff | tree
2019-11-20 Eddie HungAdd a equiv test too commit | commitdiff | tree
2019-11-20 Eddie HungAdd two tests commit | commitdiff | tree
2019-11-20 Eddie Hungabc9 to support async flops $_DFF_[NP][NP][01]_ commit | commitdiff | tree
2019-11-20 Eddie HungDo not drop async control signals in abc_map.v commit | commitdiff | tree
2019-11-19 Eddie HungMerge remote-tracking branch 'origin/master' into xaig_dff commit | commitdiff | tree
2019-11-19 Clifford WolfMerge pull request #1449 from pepijndevos/gowin commit | commitdiff | tree
2019-11-19 Pepijn de VosRemove dff init altogether commit | commitdiff | tree
2019-11-19 Marcin KościelnickiFix #1462, #1480. commit | commitdiff | tree
2019-11-19 Marcin Kościelnickixilinx: Add simulation models for MULT18X18* and DSP48A*. commit | commitdiff | tree
2019-11-18 Pepijn de Vosadd help for nowidelut and abc9 options commit | commitdiff | tree
2019-11-18 Clifford WolfMerge pull request #1497 from YosysHQ/mwk/extract-fa-fix commit | commitdiff | tree
2019-11-18 whitequarkMerge pull request #1494 from whitequark/write_verilog... commit | commitdiff | tree
2019-11-18 Marcin KościelnickiFix #1496. commit | commitdiff | tree
2019-11-18 whitequarkwrite_verilog: add -extmem option, to write split memor... commit | commitdiff | tree
2019-11-17 Clifford WolfMerge pull request #1492 from YosysHQ/dave/wreduce... commit | commitdiff | tree
2019-11-16 Pepijn de VosMerge branch 'master' of https://github.com/YosysHQ... commit | commitdiff | tree
2019-11-15 David Shahecp5: Use new autoname pass for better cell/net names commit | commitdiff | tree
next