nmigen.git
2019-05-26 whitequarkhdl.ir: silence unused elaboratable warning on interpre...
2019-05-26 Jean-François... build.res: add ConstraintManager.
2019-05-25 whitequarkbuild.dsl: make Pins and DiffPairs iterable.
2019-05-25 whitequarkbuild.dsl: improve repr of Pins() and DiffPairs().
2019-05-25 whitequarkhdl.rec: allow providing fields during construction.
2019-05-25 whitequarkConsider Instances a part of containing fragment for...
2019-05-20 Chris OsterwoodAdd import so that Tristate.elaborate builds
2019-05-15 whitequarkhdl.ir: when adding sync domain to a design, also add...
2019-05-13 whitequarkhdl.ir: during port propagation, defs should take prior...
2019-05-13 whitequarkback.rtlil: assign undriven signals to their reset...
2019-05-12 whitequarkhdl: make all public Value classes other than Record...
2019-05-12 whitequarkhdl.ir: only pull explicitly specified ports to topleve...
2019-04-24 Jean-François... lib.io: add a name argument to the Pin constructor.
2019-04-24 whitequarkbuild.dsl: style. NFC.
2019-04-24 Jean-François... build: add DSL for defining platform resources.
2019-04-22 whitequarkback.verilog: allow stripping the src attribute, for...
2019-04-22 Alain Péteutcompat.fhdl.specials: fix Tristate, TSTriple.
2019-04-22 Alain Péteutcompat.fhdl.specials: fix Tristate.
2019-04-22 whitequarkcompat.fhdl.specials: fix TSTriple.
2019-04-22 whitequarkhdl.ir: rework named port handling for Instances.
2019-04-21 whitequarkRemove examples/tbuf.py.
2019-04-21 whitequarkhdl.ir: detect elaboratables that are created but not...
2019-04-21 whitequarkback.rtlil: emit `nmigen.hierarchy` attribute.
2019-04-21 whitequarkhdl.ast: improve tests for exceptional conditions.
2019-04-21 whitequarkhdl.ast: accept Signals with identical min/max bounds.
2019-04-21 whitequarkback.rtlil: only expand legalized values in Array/Part...
2019-04-21 whitequarkhdl.rec: implement Record.connect.
2019-04-20 whitequarkback.rtlil: allow record slices on LHS.
2019-04-19 whitequarkhdl.rec: fix slicing of records.
2019-04-18 whitequarkhdl.xfrm: handle classes that inherit from Record.
2019-04-15 whitequarklib.io: rework TSTriple/Tristate interface to use pin_l...
2019-04-10 whitequarkhdl.ast: fix some type checks.
2019-04-10 whitequarkhdl.xfrm: allow using FragmentTransformer on any elabor...
2019-04-09 whitequarkhdl: remove deprecated get_fragment() and lower() methods.
2019-04-03 whitequarkhdl.ast: handle a common typo, such as Signal(1, True).
2019-03-28 whitequarktest_sim: add missing add_process().
2019-03-28 Luke Wrenlib.cdc: add optional reset to MultiReg, and document...
2019-03-28 whitequarkback.rtlil: fix off-by-one in Part legalization.
2019-03-25 anuejnhdl.rec: separate record and signal name with __, not _.
2019-03-25 whitequarkhdl.ast: fix typo.
2019-03-12 Alain Péteutexamples.por: fix typo
2019-03-03 whitequarklib.fifo: register GrayEncoder output before CDC.
2019-03-03 whitequarktracer: factor out get_var_name(default=).
2019-03-03 whitequarkhdl.rec: remove __slots__.
2019-02-22 Alain Péteutsetup.py: constrain Python version
2019-02-14 whitequarkhdl.ir: raise a more descriptive error on non-elaborata...
2019-01-26 whitequarkback.rtlil: accept ast.Const as cell parameter.
2019-01-26 whitequarkhdl.ast: fix ValueKey for Cat.
2019-01-26 whitequarkcompat.fhdl.module: fix typo.
2019-01-26 whitequarkcompat.fhdl.specials: fix __all__ list.
2019-01-26 whitequarkcompat.genlib.resetsync: add shim for AsyncResetSynchro...
2019-01-26 whitequarkcompat.fifo: fix _FIFOInterface deprecation wrapper.
2019-01-26 whitequarklib.cdc: add ResetSynchronizer.
2019-01-26 whitequarkback.pysim: support async reset.
2019-01-26 whitequarkback.pysim: give better names to unnamed fragments...
2019-01-26 whitequarkexamples: update for newer API.
2019-01-26 whitequarkback.rtlil: accept any elaboratable, not just fragments.
2019-01-26 whitequarkcompat: suppress deprecation warnings that are internal...
2019-01-26 whitequarktest.compat: reenable tests converting to Verilog.
2019-01-26 whitequarkcompat.sim: fix deprecated stdlib import.
2019-01-26 whitequarkhdl.ir: rename .get_fragment() to .elaborate().
2019-01-26 whitequarktest.compat: import tests from Migen as appropriate.
2019-01-26 whitequarkhdl.ast: fix shape calculation for *.
2019-01-25 whitequarkback.pysim: fix behavior of initial cycle for sync...
2019-01-22 whitequarklib.fifo: in FIFOInterface.read(), check readable on...
2019-01-22 whitequarkcompat.genlib.fifo: adjust _FIFOInterface shim to not...
2019-01-22 whitequarklib.fifo: fix typo in AsyncFIFO documentation.
2019-01-21 whitequarklib.fifo: add AsyncFIFO and AsyncFIFOBuffered.
2019-01-21 whitequarkback.pysim: wake up processes before ever committing...
2019-01-20 whitequarkcompat.genlib.cdc: add missing import.
2019-01-20 whitequarkcompat.genlib.cdc: add GrayCounter and GrayDecoder...
2019-01-20 whitequarklib.coding: add GrayEncoder and GrayDecoder.
2019-01-20 whitequarklib.coding: add width as attribute to all coders.
2019-01-19 whitequarklib.fifo: use memory in the FIFO model.
2019-01-19 whitequarklib.fifo: use model equivalence to simplify formal...
2019-01-19 whitequarkhdl.ast: implement shape for modulo operator.
2019-01-19 whitequarkhdl.ast: add Value.implies.
2019-01-19 whitequarkhdl.xfrm: mark internal registers used in lowering...
2019-01-19 whitequarkdoc: update COMPAT_SUMMARY.
2019-01-19 whitequarkfhdl.specials: add compatibility shim for Tristate.
2019-01-19 whitequarklib.fifo: fix simulation read/write methods to take...
2019-01-19 whitequarkcompat.genlib.fifo: add aliases for SyncFIFO, SyncFIFOB...
2019-01-19 whitequarklib.fifo: formally verify FIFO contract.
2019-01-19 whitequarkhdl.ast: give Assert and Assume their own src_loc.
2019-01-18 whitequarkback.rtlil: only emit each AnyConst/AnySeq cell once.
2019-01-17 Alain Péteutcli: add missing default for `generate`
2019-01-17 whitequarklib.fifo: add basic formal specification.
2019-01-17 whitequarkhdl.ast: allow sampling ClockSignal, ResetSignal.
2019-01-17 whitequarkhdl.ast: add Past, Stable, Rose, Fell.
2019-01-17 whitequarkformal: extract from toplevel module.
2019-01-17 whitequarkhdl.xfrm: add SampleLowerer.
2019-01-17 whitequarkhdl.ast: add Sample.
2019-01-16 whitequarklib.fifo: port sync FIFO queues from Migen.
2019-01-16 whitequarkhdl.ast: fix naming of Signal.like() signals when trace...
2019-01-16 whitequarkback.rtlil: slightly nicer naming for $next signals...
2019-01-16 whitequarkback.rtlil: rename \sig$next to $next$sig.
2019-01-16 whitequarkTravis: install SymbiYosys and Yices2.
2019-01-15 whitequarkUnbreak 655d02d5.
2019-01-15 William D.... back.rtlil: Generate $anyconst and $anyseq cells.
2019-01-15 William D.... hdl.xfrm: Add on_AnyConst and on_AnySeq abstract method...
next