yosys.git
2014-02-07 Clifford WolfAdded $slice and $concat cell types
2014-02-07 Clifford WolfStronger checking of internal cells
2014-02-07 Clifford WolfRe-enabled abc "retime" after sorting yout the yosys...
2014-02-07 Clifford WolfAdded echo command
2014-02-07 Clifford WolfFixed use of "cmd_error" in passes/cmds/design.cc
2014-02-06 Clifford WolfFixed gcc compiler warnings with release build
2014-02-06 Clifford WolfDisabled ABC retime for now (elliptic_curve_group testc...
2014-02-06 Clifford WolfUpdated ABC to rev 10cc13a2a0f1
2014-02-06 Clifford WolfAdded "retime" to standard ABC recipes
2014-02-06 Clifford WolfAdded copy command
2014-02-06 Clifford WolfAdded design -stash/-copy-from/-copy-to
2014-02-06 Clifford WolfAdded support for s: select expressions (wire width)
2014-02-06 Clifford WolfAdded i:, o:, and x: selection pattern
2014-02-06 Clifford WolfAdded support for %m selection op
2014-02-06 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys
2014-02-06 Clifford WolfAdded generic RTLIL::SigSpec::parse_sel() with support...
2014-02-06 Clifford WolfMerge pull request #23 from hansiglaser/master
2014-02-06 Johann Glasernew %s: add sub-modules to selection
2014-02-06 Clifford WolfAdded support for sat -show @<sel_name>
2014-02-06 Clifford WolfAdded sat -set-init-def and sat -tempinduct-def
2014-02-06 Clifford WolfAdded opt_const -undriven
2014-02-06 Clifford WolfAdded expose -dff
2014-02-06 Clifford WolfAdded support for #-comments in same line as command
2014-02-06 Clifford Wolfpresentation progress
2014-02-06 Clifford WolfChanged techmap description from "simple" to "generic"
2014-02-06 Clifford WolfAdded miter -make_outcmp
2014-02-06 Clifford WolfAdded sat -set-init-zero support
2014-02-06 Clifford WolfAdded support for backslash continuation in script...
2014-02-06 Clifford WolfAdded counters sat test case
2014-02-05 Clifford WolfAdded sat -verify and -falsify support for non-prove...
2014-02-05 Clifford WolfAdded expose command
2014-02-05 Clifford Wolfpresentation progress
2014-02-05 Clifford WolfSimplified select "Assertation failed" message generation
2014-02-05 Clifford WolfMerge branch 'master' of github.com:cliffordwolf/yosys
2014-02-05 Clifford WolfMerge pull request #22 from hansiglaser/master
2014-02-05 Clifford WolfAdded BTOR backend README file
2014-02-05 Clifford WolfAdded selection support for r: and selection with relat...
2014-02-05 Johann Glaserbe more verbose for select -assert-any and -assert...
2014-02-05 Johann Glaserimproved help for "select"
2014-02-05 Clifford Wolfpresentation progress
2014-02-05 Clifford Wolfpresentation progress
2014-02-05 Clifford WolfAdded read_verilog -setattr
2014-02-05 Clifford WolfAdded setattr and setparam commands
2014-02-05 Clifford WolfUpdated todo items in README file
2014-02-05 Clifford WolfRemoved old unused files from tests/
2014-02-04 Clifford WolfAdded support for dump -append
2014-02-04 Clifford WolfThrow errors if non-existing selection variables are...
2014-02-04 Clifford WolfAdded select -none
2014-02-04 Clifford Wolfpresentation progress
2014-02-04 Clifford WolfFixed detection of init attribute in opt_rmdff
2014-02-04 Clifford WolfAdded support for inline commands to abc -script
2014-02-04 Clifford Wolfpresentation progress
2014-02-04 Clifford WolfAdded hierarchy -purge_lib option
2014-02-04 Clifford WolfAdded test cases for sat command
2014-02-04 Clifford Wolfadded sat -falsify
2014-02-04 Clifford WolfFixed bug in sequential sat proofs and improved handlin...
2014-02-04 Clifford WolfImproved handling of reg init in opt_share and opt_rmdff
2014-02-03 Clifford Wolfpresentation progress
2014-02-03 Clifford Wolfpresentation progress
2014-02-03 Clifford WolfAddred sat option -ignore_unknown_cells
2014-02-03 Clifford WolfAdded TRANSPARENT parameter to $memrd (and RD_TRANSPARE...
2014-02-03 Clifford WolfReplaced isim with xsim in tests/tools/autotest.sh...
2014-02-02 Clifford WolfMore opt_const -mux_bool features
2014-02-02 Clifford Wolfpresentation progress
2014-02-02 Clifford WolfAdded opt_const -mux_bool
2014-02-02 Clifford WolfAdded support for inverter chains to opt_const
2014-02-02 Clifford WolfAdded RTLIL::SigSpec::to_single_sigbit()
2014-02-02 Clifford WolfOnly generate write-enable $and if WE is not constant...
2014-02-02 Clifford WolfAdded constant-clock case to opt_rmdff
2014-02-02 Clifford Wolfpresentation progress
2014-02-02 Clifford WolfAdded show -notitle option
2014-02-02 Clifford WolfAdded delete command
2014-02-02 Clifford WolfAdded suuport for module attribute matching with A...
2014-02-02 Clifford Wolfpresentation progress
2014-02-02 Clifford Wolfpresentation progress
2014-02-02 Clifford WolfAdded support for blanks after -I and -D in read_verilog
2014-02-01 Clifford WolfFixed a bug in miter command
2014-02-01 Clifford WolfAdded sat -show-inputs and -show-outputs
2014-02-01 Clifford WolfAdded show -color support for cells and finished show...
2014-02-01 Clifford WolfFixed comment/eol parsing in ilang frontend
2014-02-01 Clifford WolfAdded constant size expression support of sized constants
2014-02-01 Clifford WolfAdded note about SystemVerilog assert statement to...
2014-02-01 Clifford WolfAdded miter command
2014-01-31 Clifford WolfProgress on presentation
2014-01-31 Clifford WolfMore changes to techlibs/common/simlib.v for LEC
2014-01-30 Clifford Wolfpresentation progress
2014-01-30 Clifford WolfBugfix in name resolution with generate blocks
2014-01-30 Clifford WolfAdded yosys -H for command list
2014-01-29 Clifford Wolfpresentation progress
2014-01-29 Clifford Wolfpresentation progress
2014-01-29 Clifford WolfTiny change in example script in README
2014-01-29 Clifford WolfAdded -h command line option
2014-01-29 Clifford WolfAdded test comments to techlibs/cmos/cmos_cells.lib
2014-01-29 Clifford WolfUpdated ABC to hg rev e6b09e1
2014-01-28 Clifford WolfAdded read_verilog -icells option
2014-01-28 Clifford WolfMajor rewrite of techlibs/common/simlib.v for LEC ...
2014-01-28 Clifford Wolfpresentation progress
2014-01-28 Clifford WolfRenamed manual/FILES_* directories
2014-01-28 Clifford WolfProgress on presentation
2014-01-27 Clifford WolfProgress on presentation
next