freedreno/ir3: Set IR3_REG_HALF flag on src as well in immediate MOV
[mesa.git] / .appveyor /
drwxr-xr-x   ..
-rw-r--r-- 2233 appveyor_msvc.bat
-rw-r--r-- 1663 llvm-wrap.meson