xilinx: consider DSP48E1.ADREG
[yosys.git] / .github /
drwxr-xr-x   ..
-rw-r--r-- 829 issue_template.md